Details, datasheet, quote on part number: N36S363WPFA
PartN36S363WPFA
CategoryMemory => SRAM => Sync. SRAM
DescriptionSynch, Pipeline/Flow-Thru, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 119-PBGA, 165-FPBGA,
CompanyNanoAmp Solutions, Inc.
DatasheetDownload N36S363WPFA datasheet
  

 

Features, Applications

NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com

Features

High performance synchronous operation Cycle times to 300MHz Access times as fast as 2.3nS Single device supports power supply or 2.5V Separate I/O power supply or 2.5V User selectable pipeline and flow-thru operating modes for BGA devices Individual byte write operation Three chip enables Simple depth expansion ZZ mode for low power sleep mode Mode pin for setting interleave or linear burst mode of operation JTAG Boundary Scan (BGA only) JEDEC standard packages: 100-pin TQFP, 165-ball FPBGA, 119-ball PBGA and 209ball PBGA (x72) storage and networking memory. This 36Mb family is ideal for networking and communication systems where high-density, high-performance memory elements are required.

These 36Mb high performance synchronous SRAMs form a family of device options for those demanding high performance. The memory devices contain 36Mb of memory cells organized 36 (N36N36) and 72 (N36N72). The devices operate in a synchronous manner with control signals, addresses and data inputs synchronized and captured at the rising edge of clock for ease of use. An asynchronous OE is available for disabling the outputs at any time. An asynchronous ZZ signal can be used to put the device into sleep mode with all data retained. User configurable operation in pipeline or flow-thru modes is allowed through control of the FT input for BGA devices. Either pipeline or flowthru devices are available in TQFP packages. The devices are fabricated using NanoAmp's advanced CMOS process and high-speed/ultra low-power circuit technology. These 36Mb devices are the type of SRAMs originally developed as L2 cache memories for high performance CPUs. They now can be used in applications ranging from processor caches, DSP

Options

Organization 72 N36S72 Operating Mode (for TQFP only) P1 (only for TQFP) SCD Pipeline P2 (only for TQFP) DCD Pipeline F1 (only for TQFP) Flow-Thru PF (for all BGA) Pipeline or Flow-Thru Package 100-pin TQFP Q 119-ball PBGA G 165-ball FPBGA F 209-ball PBGA X

This is an advance datasheet and subject to change without notice. NanoAmp Proprietary and Confidential

DQcP DQc VDDQ VSS DQc VSS VDDQ DQc NC VDD NC VSS DQd VDDQ VSS DQd VSS VDDQ DQd DQdP
DQbP DQb VDDQ VSS DQb VSS VDDQ DQb VSS NC VDD ZZ DQa VDDQ VSS DQa VSS VDDQ DQa DQaP

VDDQ NC DQb NC VDDQ NC DQb VDDQ NC DQb VDDQ DQb NC VDDQ NC DQb NC DQb NC VDD DQb NC DQb NC DQbP A TMS VSS BWb VSS NC VSS LBO A TDI 4 ADSP ADSC VDD CE1 OE ADV GW VDD CLK A1 A0 VDD A TCK VSS NC VSS BWa VSS FT A TDO DQaP NC DQa NC DQa VDD NC DQa NC DQa NC 7 VDDQ NC DQa VDDQ DQa NC VDDQ DQa NC VDDQ NC DQa NC ZZ VDDQ

VDDQ NC DQc VDDQ DQc VDDQ DQd VDDQ DQd NC VDDQ DQcP DQc VDD DQd DQdP A TMS VSS BWc VSS NC VSS BWd VSS LBO A TDI 4 ADSP ADSC VDD CE1 OE ADV GW VDD CLK A1 A0 VDD A TCK VSS BWb VSS NC VSS BWa VSS FT A TDO DQbP DQb VDD DQa DQaP NC 7 VDDQ NC DQb VDDQ DQb VDDQ DQa VDDQ DQa NC ZZ VDDQ


 

Related products with the same datasheet
N36S363WPFAF
N36S363WPFAG
Some Part number from the same manufacture NanoAmp Solutions, Inc.
N36S363WPFAF Synch, Pipeline/Flow-Thru, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 119-PBGA, 165-FPBGA,
N64T1618C1A 64Mb, , 4Mb X 16, 1.65 - 1.95, 60/70, Page Mode, 48-BGA,
N64T1618CBA 64Mb, , 4Mb X 16, 1.65 - 1.95, 60/70, Burst Mode, 54-BGA,
N16L163WC2C 16Mb Ultra-Low Power Asynchronous CMOS SRAMThe N16L163WC2C is an integrated memorydevice containing a 8Mbit Static Random AccessMemory organized as 1,048,576 words by 16 bits.The device is designed
N08L083WC2C 8Mb Ultra-Low Power Asynchronous CMOS SRAMThe N08L083WC2C is an integrated memorydevice containing a 8 Mbit Static Random AccessMemory organized as 1,048,576 words by 8 bits.The device is designed
NS3121 160 Nm GSM/GPRS Quad-Band CMOS Transceiver System-on-a-Chip With DigRF Interface160 nm GSM/GPRS Quad-Band CMOS Transceiver System-on-a-Chip with DigRF Interface
ESOT12LCC-1 Low Capacitance TVS Array In SOT-23-6 PackageESD Protection > 25 kilovolts250 Watts Peak Pulse Power per Line (tp=8/20s)Protects Two (2) Bidirectional LinesBidirectional ConfigurationLow Leakage
N04L1630C2B 4Mb Ultra-low Power Asynchronous CMOS SRAM 256K 16 bit
N02L163WC2AB2 2Mb Ultra-low Power Asynchronous CMOS SRAM
N04Q16YYC2B 4Mb Ultra-low Power Asynchronous CMOS SRAM w/ Dual Vcc and VccQ for Ultimate Power Reduction 256k16 bit Power Saver Technology
N16D1633LPA 512K 16 Bits 2 Banks Low Power Synchronous DRAM
N02M0818L1AD 2Mb Ultra-low Power Asynchronous Medical CMOS SRAM 256kx8 bit
N16L163WC2CT1-55IL 16Mb Ultra-low Power Asynchronous CMOS SRAM 1024k 16 bit
N01L0818L1AD-85I 1Mb Ultra-low Power Asynchronous Medical CMOS SRAM 128kx8 bit
N01L1618N1AB-70I 1Mb Ultra-low Power Asynchronous CMOS SRAM
N02L083WC2AN2 2Mb Ultra-low Power Asynchronous CMOS SRAM 256K x 8 bit
N08L1618C2AB2 8Mb Ultra-low Power Asynchronous CMOS SRAM 512K 16bit
NT5DS32M8AT 256mb DDR Synchronous DRAM
N08M1618L1AW 8Mb Ultra-low Power Asynchronous Medical CMOS SRAM 512kx16 bit
N08L083WC2CT1-55IL 8Mb Ultra-low Power Asynchronous CMOS SRAM 1024k 8 bit
ES62UL256 32kx8 Bit Ultra-low Power Asynchronous Static RAM
Same catergory

72V271LA : 32K X 9 Supersync Fifo, 3.3V. Choose among the following memory organizations: x 9 Pin-compatible with the IDT72V281/72V291 and IDT72V2101/ 72V2111SuperSync FIFOs Functionally compatible with the 5 Volt IDT72261/72271 family 10ns read/write cycle time (6.5ns access time) Fixed, low first word data latency time 5V input tolerant Auto power down minimizes standby power consumption.

93C76-EP : 8k/16k 5.0v Microwire Serial EePROM. Single 5.0V supply Low power CMOS technology 1 mA active current typical ORG pin selectable memory configuration x 16-bit organization x 16-bit organization (93C86) Self-timed ERASE and WRITE cycles (including auto-erase) Automatic ERAL before WRAL Power on/off data protection circuitry Industry standard 3-wire serial I/O Device status signal during.

ADBDB1916 : ADBDB1916, 512, 64MX64, 4B/SSTL2, 8K/64ms, 184, (32MX8)*16.

EBE51ED8ABFA : 240-pin Unbuffered Dimm. The is 64M words 72 bits, 1 rank DDR2 SDRAM unbuffered module, mounting 9 pieces of 512M bits DDR2 SDRAM sealed in FBGA (BGA) package. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 4 bits prefetchpipelined architecture. Data strobe (DQS and /DQS) both for read and write.

GS8320ZV18 : No Bus Turnaround. Product Preview GS8320ZV18/36T-250/225/200/166/150/133 100-Pin TQFP Commercial Temp Industrial Temp NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization; Fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs V +10%/10% core power supply 1.8 V I/O supply User-configurable Pipeline.

KM44C4003C : 4m X 4bit CMOS Quad Cas DRAM With Fast Page Mode. x 4Bit CMOS Quad CAS DRAM with Fast Page Mode This is a family x 4 bit Quad CAS with Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle (2K Ref. or 4K Ref.), access time or -6), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional of this family.

KM718V987H : SB & SPB. = KM718V987H 256Kx36 & 512Kx18-Bit Synchronous Burst SRAM ;; Organization = 512Kx18 ;; Operating Mode = SB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 7.5,8.5,9.0,10.0 ;; Speed-tcyc (MHz) = 117,100,100,83 ;; I/o Voltage(V) = 2.5,3.3 ;; Package = 100TQFP,119BGA ;; Production Status = Eol ;; Comments = -.

LC36256AMLL-10 : SRAM. 256K (32768words X 8bit) SRAM. The LC36256ALL, AMLL are fully asynchronous silicon gate CMOS static RAMs with a 32768 words 8 bits configuration. This series has CE chip enable pin for device select/nonselect control and an OE output enable pin for output control, and high speed as well as low power dissipation. Current dissipation is notably reduced during stand-by and data retention.

U62H64SA : Automotive Fast 8kx8 SRAM.

UT51C816 : Org. = 2Mx8(16M) ;; Speeds (ns) = 60/70/80 ;; VCC = 5V ;; Package Type = 28SOJ.

XM28C040 : Module/PCMCIA->512K Byte. 4 M Bit CMOS EePROM Module (512k X 8). High Density 4 Megabit x 8) Module Access Time to +125C Base Memory Component: Xicor X28C010 Pinout Conforms to JEDEC Standard for 4 Megabit E2PROM Fast Write Cycle Times --256 Byte Page Write Early End of Write Detection --DATA Polling --Toggle Bit Polling Software Data Protection Three Temperature Ranges --Commercial: to +75C --Industrial: to +85C.

CY7C09189-7AI : 64K X 9 DUAL-PORT SRAM, 7.5 ns, PQFP100. s: Memory Category: SRAM Chip ; Density: 590 kbits ; Number of Words: 64 k ; Bits per Word: 9 bits ; Package Type: TQFP, PLASTIC, TQFP-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 7.5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

SLE5528C : 1K X 8 EEPROM 5V, UUC. s: Density: 8 kbits ; Number of Words: 1 k ; Bits per Word: 8 bits ; Bus Type: Serial ; Production Status: Full Production ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: DIE ; Operating Range: Industrial ; Operating Temperature: -40 to 100 C (-40 to 212 F).

VR5VR127214EPP : 512M X 72 DDR DRAM MODULE, 0.6 ns, DMA240. s: Memory Category: DRAM Chip ; Density: 38654706 kbits ; Number of Words: 512000 k ; Bits per Word: 72 bits ; Package Type: ROHS COMPLIANT, DIMM-240 ; Pins: 240 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 0.6000 ns ; Operating Temperature: 0 to 85 C (32 to 185 F).

 
0-C     D-L     M-R     S-Z