Details, datasheet, quote on part number: 54ABT646
Part54ABT646
CategoryLogic => Military/Aerospace->ABT
TitleMilitary/Aerospace->ABT
Description54ABT646 - Octal Transceivers And Registers With Tri-state Outputs, Package: Lcc, Pin Nb=28
CompanyNational Semiconductor Corporation
DatasheetDownload 54ABT646 datasheet
Quote
Find where to buy
 
  

 

Features, Applications
54ABT646 Octal Transceivers and Registers with TRI-STATE Outputs
54ABT646 Octal Transceivers and Registers with TRI-STATE Outputs

The 'ABT646 consists of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control OE and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control OE is Active LOW. In the isolation mode (control OE HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

Features

n Independent registers for A and B buses n Multiplexed real-time and stored data n A and B output sink capability of 48 mA, source capability mA n Guaranteed multiple output switching specifications n Output switching specified for both 50 pF and 250 pF loads n Guaranteed simultaneous switching noise level and dynamic threshold performance n Guaranteed latchup protection n High impedance glitch free bus loading during entire power up and power down cycle n Nondestructive hot insertion capability n Standard Microcircuit Drawing (SMD) 5962-9457701

Military 54ABT646W-QML 54ABT646E-QML Package Number E28A 24-Lead Cerpack 28-Lead Ceramic Leadless Chip Carrier, Type C Package Description 24-Lead Ceramic Dual-In-Line

TRI-STATE is a registered trademark of National Semiconductor Corporation.

Pin Names A0A7 B0B7 CPAB, CPBA SAB, SBA OE DIR Select Inputs Output Enable Input Direction Control Input Data Register A Inputs/ TRI-STATE Outputs Data Register B Inputs/ TRI-STATE Outputs Clock Pulse Inputs Description

FIGURE 1. Real Time Transfer B-Bus to A-Bus
Data I/O (Note 1) Output Input Output Input Isolation

Clock An Data into A Register Clock Bn Data into B Register to Bn Real Time (Transparent Mode) Clock An Data into A Register A Register to Bn (Stored Mode) Clock An Data into A Register and Output to An Real Time (Transparent Mode) Clock Bn Data into B Register B Register to An (Stored Mode) Clock Bn Data into B Register and Output to An

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Note 1: The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.


 

Related products with the same datasheet
5962-9457701Q3A
5962-9457701QKA
5962-9457701QLA
Some Part number from the same manufacture National Semiconductor Corporation
54ABT646D Octal Transceivers And Registers With Tri-state Outputs
54ABT652
54AC00 54AC00 - Quad 2-Input NAND Gate, Package: Lcc, Pin Nb=20
54AC00D Quad 2-input NAND Gate
54AC00DM 54AC00 - Quad 2-Input NAND Gate, Package: Lcc, Pin Nb=20
54AC00F Quad 2-input NAND Gate
54AC00LM 54AC00 - Quad 2-Input NAND Gate, Package: Lcc, Pin Nb=20
54AC02 54AC02 - Quad 2-Input NOR GATE, Package: Lcc, Pin Nb=20
54AC02D Quad 2-input NOR GATE
54AC02DM 54AC02 - Quad 2-Input NOR GATE, Package: Lcc, Pin Nb=20
54AC02F Quad 2-input NOR GATE
54AC04 54AC04 - Hex Inverter, Package: Lcc, Pin Nb=20
54AC04D Hex Inverter
54AC04DM 54AC04 - Hex Inverter, Package: Lcc, Pin Nb=20
54AC04F Hex Inverter
54AC04FMQB CD4049UBM - Hex Inverting/non-inverting Buffer Life-time Buy , Package: Cerdip, Pin Nb=16
54AC04L Hex Inverter
54AC05 54AC05 - Hex Inverter, Package: Lcc, Pin Nb=20
54AC05D Hex Inverter With Open Drain Outputs
54AC08 54AC08 - Quad 2-Input And Gate, Package: Lcc, Pin Nb=20
54AC08D Quad 2-input And Gate
Same catergory

54F573 : Military/Aerospace->FAST. 54F573 - Octal D Latch With Tri-state Outputs, Package: Lcc, Pin Nb=20.

5962-8752501M2A : D-Type Flip-Flops. ti SN54ACT74, Dual Positive-edge-triggered D-type Flip-flops With Clear And Preset.

5962F9672101VXC : Radiation Hardened Edac ( Error Detection And Correction ). Radiation Hardened EDAC (Error Detection and Correction) 28 PIN CERAMIC DUAL-IN-LINE, MIL-STD-1835 DESIGNATOR CDIP-T28, LEAD FINISH C TOP VIEW Devices QML Qualified in Accordance with MIL-PRF-38535 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96721 and Intersil's QM Plan 1.25 Micron Radiation Hardened SOS CMOS Total Dose.

74V2T00CTR : Dual 2-Input NAND Gate. HIGH SPEED: tPD = 5ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC at TA=25C COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) to 5.5V IMPROVED LATCH-UP IMMUNITY The is an advanced.

CD4069UB : CMOS/BiCMOS->4000 Family. CMOS Hex Inverter. Data sheet acquired from Harris Semiconductor SCHS054A Revised March 2002 The CD4069UB-Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic package (E suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix). .

CD54HCT257 : Multiplexers->CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Quad 2-input Multiplexer With Three-state Non-inverting Outputs.

HCF4027 : HCF->CMOS 4000B Series. Dual-j-k Master-slave Flip-flop. SET RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINETELY WITH CLOCK LEVEL EITHER "HIGH" OR "LOW" MEDIUM-SPEED OPERATION - 16MHz (Typ. clock toggle rate at 10V) QUIESCENT CURRENT SPECIFIED TO 20V STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT = 100nA (MAX) AT VDD 25C 100%.

IDT49C3466 : 3.3v 64-bit Flow-thru Error Detection And Correction Unit. 64-bit wide Flow-thruEDCTM Separate System and Memory Data Input/Output Buses Error Detect Time: 20ns Error Correct Time: 22ns Corrects all single bit errors; Detects all double bit errors and some multiple bit errors Configurable 16-deep bus read/write FIFOs with flags Simultaneous check bit generation and correction of memory data Supports partial.

MC100SX1230FN : Cmi Coder/decoder , Package: Plcc, Pins=28. Order this document from Logic Marketing The MC100SX1230 device consists of a Binary to CMI Coder and CMI to Binary Decoder with integrated loop back capability. The device is designed for CMI (Code Mark Inversion) interfaces in transmission applications supporting either 139.26 Mbit/s or 155.52 Mbit/s STM1 line rates. Binary-to-CMI Coder and CMI-to-Binary.

MC10EP101 : Bipolar->ECL 100 Family. Quad 4-input Or/nor. The is a Quad 4-input OR/NOR gate. The device is functionally equivalent to the E101. With AC performance faster than the E101 device, the EP101 is ideal for applications requiring the fastest AC performance available. The 100 Series contains temperature compensation. 250 ps Typical Propagation Delay Maximum Frequency > 3 GHz Typical PECL Mode Operating.

PI74FCT2157T/2257T : Multiplexers->CMOS/BiCMOS->FCT/FCT-T Family. Fast CMOS Quad 2-input Multiplexer.

SN54ABT16601WD : 18-bit Universal Bus Transceivers With 3-state Outputs. Members of the Texas Instruments WidebusTM Family State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation UBT TM (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical.

SN54LS126J : Quad 3-state Buffers. L = LOW Voltage Level H = HIGH Voltage Level X = Don't Care (Z) = High Impedance (off) DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 54, 74 VOL IOZH IOZL IIH IIL IOS ICC Output LOW Voltage.

SN74ALS880ADWR : D-Type (3-State) Latches. ti SN74ALS880A, Dual 4-Bit D-type Transparent Latches.

X25160 : Bipolar->ECL 100 Family. 16k Spi Serial EePROM (2k X 8). SPI Serial EEPROM With Block LockTM Protection 2MHz clock rate SPI modes X 8 bits --32-byte page mode Low power CMOS --<1A standby current --<5mA active current To 5.5V power supply Block lock protection --Protect 1/2 or all of EEPROM array Built-in inadvertent write protection --Power-up/power-down protection circuitry --Write enable latch --Write.

A1240A-1PG132E : FPGA, 684 CLBS, 4000 GATES, 63 MHz, CPGA132. s: System Gates: 4000 ; Logic Cells / Logic Blocks: 684 ; Package Type: Other, CERAMIC, PGA-132 ; Logic Family: CMOS ; Pins: 132 ; Internal Frequency: 63 MHz ; Propagation Delay: 5.2 ns ; Supply Voltage: 5V.

SN74ALS174NS : ALS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16. s: Flip-Flop Type: D ; Triggering: Positive-edge Triggered ; Supply Voltage: 5V ; Output Characteristics: TRUE ; Propagation Delay: 17 ns ; fMAX: 50 MHz ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Package Type: PLASTIC, SO-16 ; Logic Family: TTL ; Number of Pins: 16.

SN74HC32APWR : HC/UH SERIES, QUAD 2-INPUT OR GATE, PDSO14. s: Gate Type: OR ; Supply Voltage: 5V ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 125 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 14 ; IC Package Type: TSSOP, Other, PLASTIC, TSSOP-14.

 
0-C     D-L     M-R     S-Z