|Category||Logic => Military/Aerospace->FACT ACTQ|
|Description||54ACTQ32 - Quad 2-Input OR GATE, Package: Lcc, Pin Nb=20|
|Company||National Semiconductor Corporation|
|Datasheet||Download 54ACTQ32 datasheet
The 'ACTQ32 contains four, 2-input OR gates and utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet SeriesTM features GTOTM output control and undershoot corrector in addition to a split ground bus for superior ACMOS performance. n Guaranteed simultaneous switching noise level and dynamic threshold performance n Improved latch-up immunity n Outputs source/sink n 'ACTQ32 has TTL-compatible inputs n Standard Microcircuit Drawing (SMD) 5962-8973601Features
GTOTM is a trademark of National Semiconductor Corporation. FACTTM and FACT Quiet SeriesTM are trademarks of Fairchild Semiconductor Corporation.
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage (VCC) DC Input Diode Current (IIK) VI = VCC 0.5V DC Input Voltage (VI) DC Output Diode Current (IOK) VO = VCC 0.5V DC Output Voltage (VO) DC Output Source or Sink Current (IO) DC VCC or Ground Current per Output Pin (ICC or IGND) Storage Temperature (TSTG) -0.5V to VCC -0.5V to VCC + 0.5V
Supply Voltage (VCC) 'ACTQ Input Voltage (VI) Output Voltage (VO) Operating Temperature (TA) 54ACTQ Minimum Input Edge Rate (V/t) 'ACTQ Devices VIN from to 2.0V VCC 0V to VCC 0V to VCC to +125°C
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.
Symbol Parameter VCC (V) VIH VIL VOH Minimum High Level Input Voltage Maximum Low Level Input Voltage Minimum High Level Output Voltage to +125°C Guaranteed Limits (Note 2) VIN = VILor VIH 4.5 5.5 VOL Maximum Low Level Output Voltage (Note 2) VIN = VILor VIH 4.5 5.5 IIN ICCT IOLD IOHD ICC Maximum Input Leakage Current Maximum ICC/Input Minimum Dynamic Output Current (Note 3) Maximum Quiescent Supply Current
Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time.
VCC Symbol Parameter (V) (Note 4) Min tPLH tPHL Propagation Delay Propagation Delay 50 pF Max 7.5 ns Units Fig. No.
Symbol CIN CPD Parameter Input Capacitance Power Dissipation Capacitance Max 10.0 72.0 Units pF Conditions VCC = OPEN VCC = 5.0V
|Related products with the same datasheet|
|Some Part number from the same manufacture National Semiconductor Corporation|
|54ACTQ32D Quiet Series Quad 2-input OR GATE|
|54ACTQ32DM-MLS 54ACTQ32 - Quad 2-Input OR GATE, Package: Lcc, Pin Nb=20|
|54ACTQ32F Quiet Series Quad 2-input OR GATE|
|54ACTQ32FM-MLS 54ACTQ32 - Quad 2-Input OR GATE, Package: Lcc, Pin Nb=20|
|54ACTQ32L Quiet Series Quad 2-input OR GATE|
|54ACTQ32WRQMLV 54ACTQ32 - Quad 2-Input OR GATE, Package: Lcc, Pin Nb=20|
|54ACTQ373 54ACQ373 - Quiet Series Octal Transparent Latch With Tri-state Outputs, Package: Lcc, Pin Nb=20|
|54ACTQ373D Quiet Series Octal Transparent Latch With Tri-state Outputs|
|54ACTQ373DM-MLS 54ACQ373 - Quiet Series Octal Transparent Latch With Tri-state Outputs, Package: Lcc, Pin Nb=20|
|54ACTQ373F Quiet Series Octal Transparent Latch With Tri-state Outputs|
|54ACTQ373MDA 54ACQ373 - Quiet Series Octal Transparent Latch With Tri-state Outputs, Package: Lcc, Pin Nb=20|
|54ACTQ374 54ACQ374 - Quiet Series Octal D Flip-flop With Tri-state Outputs, Package: Lcc, Pin Nb=20|
|54ACTQ374D Quiet Series Octal D Flip-flop With Tri-state Outputs|
|54ACTQ374DM-MLS 54ACQ374 - Quiet Series Octal D Flip-flop With Tri-state Outputs, Package: Lcc, Pin Nb=20|
|54ACTQ374F Quiet Series Octal D Flip-flop With Tri-state Outputs|
|54ACTQ374MDA 54ACQ374 - Quiet Series Octal D Flip-flop With Tri-state Outputs, Package: Lcc, Pin Nb=20|
|54ACTQ377 54ACTQ377 - Octal D Flip-flop With Clock Enable, Package: Lcc, Pin Nb=20|
|54ACTQ377D Octal D Flip-flop With Clock Enable|
|54ACTQ533 54ACTQ533 - Quiet Series Octal Transparent Latch With Tri-state Outputs, Package: Lcc, Pin Nb=20|
|54ACTQ533D Quiet Series Octal Transparent Latch With Tri-state Outputs|
|54ACTQ533DMQB 54ACTQ533 - Quiet Series Octal Transparent Latch With Tri-state Outputs, Package: Lcc, Pin Nb=20|
54AC2525 : Military/Aerospace->FACT AC. 54AC2525 - Minimum Skew Clock Driver, Package: Lcc, Pin Nb=20.
5962-9557701NXD : Standard Transceivers. ti SN54ABTH32245, 36-Bit Bus Transceivers With 3-State Outputs.
HD74HC377 : Octal D-type Flip-flops With Enable. Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.
IDT54FCT16646AT : Bus Oriented Circuits. Fast CMOS 16-bit Bus Transceiver/ Register (3-state).
IN74AC253D : Dual 4-1 Data Selector/Multiplexer, Ninv (3-State) 16. The IN74AC253 is identical in pinout to the LS/ALS253, HC/HCT253. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs. The Address Inputs select one of four Data Inputs from each multiplexer. Each multiplexer has an active-low Output Enable control and a three-state noninverting.
IW4516BD : Presettable Binary Up/down Counter16. The IW4516B Presettable Binary Up/Down Counter consists of four synchronously clocked D-type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. This counter can be cleared by a high level on the RESET line, and can be preset to any binary number present on the jam inputs by a high level on the PRESET ENABLE.
MC10103 : Bipolar->ECL 10 Family. Quad 2-input OR GATE. The is a quad 2input OR gate. The MC10103 provides one gate with OR/NOR outputs. 25 mW typ/gate (No Load) tpd 2.0 ns typ tr, 2.0 ns typ (20%80%) = Assembly Location = Wafer Lot = Year = Work Week Device MC10103P MC10103FN Package PDIP16 PLCC20 Shipping 25 Units / Rail 25 Units / Rail 46 Units / Rail Pin assignment is for DualinLine Package. For PLCC.
MC74HCT08AD : Quad 2-input NAND Gate With Lsttl-compatible Inputs. The MC54/74HCT08A may be used as a level converter for interfacing TTL or NMOS outputs to highspeed CMOS inputs. The HCT08A is identical in pinout to the LS08. Output Drive Capability: 10 LSTTL Loads TTL/NMOSCompatible Input Levels Outputs Directly Interface to CMOS, NMOS and TTL Operating Voltage Range: 5.5 V Low Input Current: µA In Compliance with.
SN54LS181FK : Arithmetic Logic Units/function Generators. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
SN54S163FK : Synchronous 4-bit Counters. SN54160 THRU SN54163, SN54LS160A THRU SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. SN54160.
SN74AHC16373DGG : 16-bit Transparent D-type Latches With 3-state Outputs. Members of the Texas Instruments Widebus TM Family EPIC TM (Enhanced-Performance Implanted CMOS) Process Operating Range to 5.5-V VCC Distributed VCC and GND Pins Minimize High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015;.
SN74ALS842DW : D-Type (3-State) Latches. ti SN74ALS842, 10-Bit Bus-interface D-type Latches With 3-State Outputs.
SN74LS27D : ti SN74LS27, Triple 3-input Positive-nOR GATEs.
74AUP2G38 : The 74AUP2G38 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption.
A3P060-2QN132II : FPGA, 1536 CLBS, 60000 GATES, 350 MHz, BCC132. s: System Gates: 60000 ; Logic Cells / Logic Blocks: 1536 ; Package Type: Other, 8 X 8 MM, 0.75 MM HEIGHT, 0.50 MM PITCH, QFN-132 ; Logic Family: CMOS ; Pins: 132 ; Internal Frequency: 350 MHz ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Supply Voltage: 1.5V.
HEF4027BT-T : 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16. s: Flip-Flop Type: J-K ; Triggering: Positive-edge Triggered ; Supply Voltage: 5V ; Output Characteristics: Complementary Output ; Propagation Delay: 210 ns ; fMAX: 4 MHz ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Package Type: 3.90 MM, PLASTIC,.
UTACS109E-UCA : AC SERIES, POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16. s: Flip-Flop Type: J-KBAR FLIP-FLOP ; Triggering: Positive-edge Triggered ; Output Characteristics: Complementary Output ; Propagation Delay: 31 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Package Type: BOTTOM BRAZED, CERAMIC, DFP-16 ; Logic Family: CMOS.