Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: 5962-9162901MXA

Category:
 Logic
             -> Military/Aerospace->ECL

Description: 100314 - Low Power Quint Differential Line Receiver, Package: Cerdip, Pin Nb=24

Company: National Semiconductor Corporation

Datasheet: Download 5962-9162901MXA datasheet     File size : 456 kB

Request For quote: Find where to buy 5962-9162901MXA



Datasheet text preview:
100314 Low Power Quint Differential Line Receiver

August 1998

100314 Low Power Quint Differential Line Receiver
General Description
The 100314 is a monolithic quint differential line receiver with emitter-follower outputs. An internal reference supply (VBB) is available for single-ended reception. When used in single-ended operation the apparent input threshold of the true inputs is 25 mV to 30 mV higher (positive) than the threshold of the complementary inputs. Unlike other F100K ECL devices, the inputs do not have input pull-down resistors. Active current sources provide common-mode rejection of 1.0V in either the positive or negative direction. A defined output state exists if both inverting and non-inverting inputs are at the same potential between VEE and VCC. The defined state is logic HIGH on the Oa­ Oe outputs.

Features
n n n n n 35% power reduction of the 100114 2000V ESD protection Pin/function compatible with 100114 Voltage compensated operating range = -4.2V to -5.7V Standard Microcircuit Drawing (SMD) 5962-9162901

Logic Symbol

Pin Names Da­ De Da­ De Oa­ Oe Oa­ Oe Data Inputs

Description Inverting Data Inputs Data Outputs Complementary Data Outputs

DS100299-1

© 1998 National Semiconductor Corporation

DS100299

www.national.com

Connection Diagrams
24-Pin DIP 24-Pin Quad Cerpak

DS100299-3

DS100299-2

www.national.com

2

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Above which the useful life may be impaired (Note 1) -65°C to +150°C Storage Temperature (TSTG) Maximum Junction Temperture (TJ) Ceramic +175°C -7.0V to +0.5V Pin Potential to Ground Pin (VEE) Input Voltage (DC) VEE to +0.5V Output Current (DC Output HIGH) -50 mA

ESD (Note 2)

2000V

Recommended Operating Conditions
Case Temperature (TC) Military Supply Voltage (VEE) -55°C to +125°C -5.7V to -4.2V

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Military Version DC Electrical Characteristics
VEE = -4.2V to -5.7V, VCC = VCCA = GND, TC = -55°C to +125°C (Note 5)
Symbol VOH Parameter Output HIGH Voltage Min -1025 Typ Max -870 Units mV TC 0°C to +125°C -1085 VOL Output LOW Voltage -1830 -1830 VOHC Output HIGH Voltage -1085 VOLC Output LOW Voltage -1555 VBB Output Reference Voltage -1380 -1396 VDIFF VCM VIH VIL IIH Input Voltage Differential Common Mode Voltage Single-Ended Input High Voltage Single-Ended Input Low Voltage Input HIGH Current 50 70 ICBO IEE Input Leakage Current Power Supply Current -65 -25 mA -10 µA µA µA -1830 -1475 mV -1165 -870 mV VCC - 2.0 VCC - 0.5 V 150 -1260 mV mV mV -1260 mV mV -1610 mV mV -1035 -870 -1620 -1555 mV mV mV mV -55°C 0°C to +125°C -55°C 0°C to +125°C -55°C 0°C to +125°C -55°C 0°C to +125°C 0°C to +125°C -55°C -55°C to +125°C -55°C to +125°C -55°C to +125°C -55°C to +125°C 0°C to +125°C -55°C -55°C to +125°C -55°C to +125°C VIN = VEE, Da­ De = VBB, Da­ De = VIL Da­ De = VIL
(Min)

Conditions VIN = VIH (Max) or VIL (Min) Loading with 50 to -2.0V

Notes

(Notes 3, 4, 5)

VIN = VIH (Max) or VIL (Min)

Loading with 50 to -2.0V (Notes 3, 4, 5)

IVBB = 0 µA, VEE = 4.2V IVBB = -250 µA, VEE = -5.7V

(Notes 3, 4, 5)

(Notes 3, 4, 5) IVBB = -350 µA, VEE = -5.7V Required for Full Output Swing (Notes 3, 4, 5) (Notes 3, 4, 5) Guaranteed HIGH Signal for All Inputs (with Dn tied to VBB) Guaranteed LOW Signal for All Inputs (with Dn tied to VBB) VIN = VIH
(Max),

(Notes 3, 4, 5, 6) (Notes 3, 4, 5, 6)

Da­ De = VBB, (Notes 3, 4, 5) (Notes 3, 4, 5) (Notes 3, 4, 5)

Da­ De = VIL

(Min)

Da­ De = VBB,
(Min)

Note 3: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures. Note 4: Screen tested 100% on each device at -55°C, +25°C, and +125°C, Subgroups 1, 2, 3, 7, and 8. Note 5: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8. Note 6: Guaranteed by applying specified input condition and testing VOH/VOL.

3

www.national.com

AC Electrical Characteristics
VEE = -4.2V to -5.7V, VCC = VCCA = GND Symbol Parameter TC = -55°C Min tPLH tPHL tTLH tTHL Propagation Delay Data to Output Transition Time 20% to 80%, 80% to 20% 0.20 1.40 0.20 1.40 0.20 1.40 ns 0.40 Max 2.30 TC = +25°C Min 0.60 Max 2.20 TC = +125°C Min 0.60 Max 2.70 ns (Notes 7, 8, 9) Units Conditions Notes

Figures 1, 2
(Note 10)

Note 7: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures. Note 8: Screen tested 100% on each device at +25°C temperature only, Subgroup A9. Note 9: Sample tested (Method 5005, Table I) on each manufactured lot at +25°C, Subgroup A9, and at +125°C and -55°C temperatures, Subgroups A10 and A11. Note 10: Not tested at +25°C, +125°C and -55°C temperature (design characterization data).

Test Circuit

DS100299-5

Note: VCC, VCCA = +2V, VEE = -2.5V L1 and L2 = equal length 50 impedance lines RT = 50 terminator internal to scope Decoupling 0.1 µF from GND to VCC and VEE All unused outputs are loaded with 50 to GND CL = Fixture and stray capacitance 3 pF

FIGURE 1. AC Test Circuit

www.national.com

4

Switching Waveforms

DS100299-6

FIGURE 2. Propagation Delay and Transition Times

5

www.national.com




Others parts begin by 59
59-1   59-2   59-3   59-4   59-5   59-6   59-7   59-8   59-9   59-10   59-11   59-12   59-13   59-14   59-15   59-16   59-17   59-18   59-19   59-20   59-21   59-22   59-23   59-24   59-25