|
Details, datasheet, quote on part number:74F378
| |
| Part: | 74F378 |
| Category: | Logic => Registers => Bipolar->F Family |
| Description: | Parallel D Register With Enable |
| Company: | National Semiconductor Corporation |
| Datasheet: | Download 74F378 datasheet File size : 171 kB |
| Request For quote: | Find where to buy 74F378
|
| |
Datasheet text preview:
54F 74F378 Parallel D Register with Enable
January 1995
54F 74F378 Parallel D Register with Enable
General Description
The 'F378 is a 6-bit register with a buffered common Enable This device is similar to the 'F174 but with common Enable rather than common Master Reset
Y Y
eatures
6-bit high-speed parallel register Positive edge-triggered D-type inputs Y Fully buffered common clock and enable inputs F Y Input clamp diodes limit high-speed termination effects Y Full TTL and CMOS compatible
Commercial 74F378PC
Military
Package Number N16E
Package Description 16-Lead (0 300 Wide) Molded Dual-In-Line 16-Lead Ceramic Dual-In-Line 16-Lead (0 150 Wide) Molded Small Outline JEDEC 16-Lead (0 300 Wide) Molded Small Outline EIAJ 16-Lead Cerpack 20-Lead Ceramic Leadless Chip Carrier Type C
54F378DM (QB) 74F378SC (Note 1) 74F378SJ (Note 1) 54F378FM (QB) 54F378LM (QB)
L
J16A M16A M16D W16A E20A
Note 1 Devices also available in 13 reel Use suffix e SCX and SJX
ogic Symbols
Connection Diagrams
Pin Assignment for DIP SOIC and Flatpak Pin Assignment for LCC
TL F 9526 1
IEEE IEC
TL F 9526 2 TL F 9526 3
TL F 9526 4
C TRI-STATE is a registered trademark of National Semiconductor Corporation
1995 National Semiconductor Corporation
TL F 9526
RRD-B30M75 Printed in U S A
Unit Loading Fan Out
54F 74F Pin Names Description UL Input IIH IIL HIGH LOW Output IOH IOL 10 10 10 10 10 10 50 33 3 20 mA b0 6 mA 20 mA b0 6 mA 20 mA b0 6 mA b 1 mA 20 mA
E D 0 D5 CP Q0 Q5
Enable Input (Active LOW) Data Inputs Clock Pulse Input (Active Rising Edge) Outputs
Functional Description
The 'F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q inputs The Clock (CP) and Enable (E) inputs are common to all flip-flops W hen the E input is LOW new data is entered into the W register on the LOW-to-HIGH transition of the CP input hen the E input is HIGH the register will retain the present data independent of the CP input
ruth Table
Inputs E H L L CP L L L Dn X H L Output Qn No Change H L
T
H e HIGH Voltage Level L e LOW Voltage Level X e Immaterial L e LOW-to-HIGH Clock Transition
Logic Diagram
TL F 9526 5
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays 2
Absolute Maximum Ratings (Note 1)
p If Military Aerospace specified devices are required lease contact the National Semiconductor Sales S Office Distributors for availability and specifications torage Temperature Ambient Temperature under Bias Junction Temperature under Bias Plastic VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with VCC e 0V) Standard Output TRI-STATE Output Current Applied to Output in LOW State (Max)
ecommended Operating Conditions
Free Air Ambient Temperature Military Commercial Supply Voltage Military Commercial
b 55
C to a 150 C b 55 C to a 125 C b 55 C to a 175 C b 55 C to a 150 C
b 0 5V to a 7 0V b 0 5V to a 7 0V b 30 mA to a 5 0 mA
b 65
C to a 125 C 0 C to a 70 C
a 4 5V to a 5 5V a 4 5V to a 5 5V
b 0 5V to VCC b 0 5V to a 5 5V
twice the rated IOL (mA)
Note 1 Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired Functional operation under N these conditions is not implied ote 2 Either voltage limit or current limit is sufficient to protect inputs R
DC Electrical Characteristics
Symbol VIH VIL VCD VOH Parameter Min Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input LOW Current Output Short-Circuit Current Power Supply Current
b 60
54F 74F Typ Max
Units V 08
b1 2
VCC
Conditions Recognized as a HIGH Signal Recognized as a LOW Signal
20
V V V Min Min
IIN e b18 mA IOH e b1 mA IOH e b1 mA IOH e b1 mA IOL e 20 mA IOL e 20 mA VIN e 2 7V VIN e 7 0V VOUT e VCC IID e 1 9 mA All Other Pins Grounded VIOD e 150 mV All Other Pins Grounded VIN e 0 5V VOUT e 0V VO e LOW
54F 10% VCC 74F 10% VCC 74F 5% VCC 54F 10% VCC 74F 10% VCC 54F 74F 54F 74F 54F 74F 74F 74F
25 25 27 05 05 20 0 50 100 70 250 50 4 75 3 75
b0 6 b 150
VOL IIH IBVI ICEX VID IOD IIL IOS ICCL
V mA mA mA V mA mA mA mA
Min Max Max Max 00 00 Max Max Max
30
45
3
AC Electrical Characteristics
74F Symbol Parameter Min fmax tPLH tPHL Maximum Input Frequency Propagation Delay CP to Qn 80 30 35 TA e a 25 C VCC e a 5 0V CL e 50 pF Typ 100 55 60 75 85 Max 54F TA VCC e Mil CL e 50 pF Min 70 30 35 10 0 10 5 Max 74F TA VCC e Com CL e 50 pF Min 80 30 35 85 95 Max MHz ns Units
AC Operating Requirements
74F Symbol Parameter TA e a 25 C VCC e a 5 0V Min ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Setup Time HIGH or LOW Dn to CP Hold Time HIGH or LOW Dn to CP Setup Time HIGH or LOW E to CP Hold Time HIGH or LOW E to CP CP Pulse Width HIGH or LOW 40 40 0 0 60 10 0 0 0 40 60 Max 54F TA VCC e Mil Min 50 50 20 20 45 13 0 0 0 50 75 Max 74F TA VCC e Com Min 40 40 0 0 60 10 0 0 0 40 60 ns Max Units
ns
ns
Ordering Information
The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows 7 4F Temperature Range Family 74F e Commercial 54F e Military Device Type Package Code P e Plastic DIP D e Ceramic DIP F e Flatpak L e Leadless Chip Carrier (LCC) S e Small Outline SOIC JEDEC SJ e Small Outline SOIC EIAJ 378 S C X Special Variations QB e Military grade device with environmental and burn-in processing X e Devices shipped in 13 reel Temperature Range C e Commercial (0 C to a 70 C) M e Military (b55 C to a 125 C)
4
Physical Dimensions inches (millimeters)
20-Lead Ceramic Leadless Chip Carrier (L) NS Package Number E20A
16-Lead Ceramic Dual-In-Line Package (D) NS Package Number J16A
5
|
|
