|
|
Part: 74F379
Category:
Logic
-> Flip-Flops
-> Bipolar->F Family
Description: Quad Parallel Register With Enable
Company: National Semiconductor Corporation
Datasheet: Download 74F379 datasheet File size : 222 kB
Request For quote: Find where to buy 74F379
Datasheet text preview:
54F 74F379 Quad Parallel Register with Enable
August 1995
54F 74F379 Quad Parallel Register with Enable
General Description
The 'F379 is a 4-bit register with buffered common Enable his device is similar to the 'F175 but features the common Enable rather than common Master Reset
Y Y
eatures
Edge triggered D-type inputs Buffered positive edge-triggered clock Y Buffered common enable input F Y True and complement outputs Y Guaranteed 4000V minimum ESD protection
Commercial 74F379PC
Military
Package Number N16E
Package Description 16-Lead (0 300 Wide) Molded Dual-In-Line 16-Lead Ceramic Dual-In-Line 16-Lead (0 300 Wide) Molded Small Outline JEDEC 16-Lead (0 300 Wide) Molded Small Outline EIAJ 16-Lead Cerpack 20-Lead Ceramic Leadless Chip Carrier Type C
54F379DM (QB) 74F379SC (Note 1) 74F379SJ (Note 1) 54F379FM (QB) 54F379LM (QB)
L
J16A M16A M16D W16A E20A
Note 1 Devices also available in 13 reel Use suffix e SCX and SJX
ogic Symbols
IEEE IEC
Connection Diagrams
Pin Assignment DIP SOIC and Flatpak Pin Assignment for LCC
TL F 9527 1 TL F 9527 2 TL F 9527 5
TL F 9527 3
C TRI-STATE is a registered trademark of National Semiconductor Corporation 1995 National Semiconductor Corporation TL F 9527 RRD-B30M115 Printed in U S A
Unit Loading Fan Out
54F 74F Pin Names Description UL Input IIH IIL HIGH LOW Output IOH IOL 10 10 10 10 10 10 50 33 3 50 33 3 20 mA b0 6 mA 20 mA b0 6 mA 20 mA b0 6 mA b 1 mA 20 mA b 1 mA 20 mA
E D 0 D3 CP Q0 Q3 Q0 Q3
Enable Input (Active LOW) Data Inputs Clock Pulse Input (Active Rising Edge) Flip-Flop Outputs Complement Outputs
Functional Description
The 'F379 consists of four edge-triggered D-Type flip-flops with individual D inputs and Q and Q outputs The Clock (C W P) and Enable (E) inputs are common to all flip-flops hen the E is input HIGH the register will retain the present data independent of the CP input The Dn and E inputs can change when the clock is in either state provided that the recommended setup and hold times are observed
ruth Table
Inputs E H L TL CP L L L Dn X H L Qn NC H L Outputs Qn NC L H
H e HIGH Voltage Level L e LOW Voltage Level X e Immaterial L e LOW-to-HIGH Transition NC e No Change
Logic Diagram
TL F 9527 4
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays 2
Absolute Maximum Ratings (Note 1)
p If Military Aerospace specified devices are required lease contact the National Semiconductor Sales S Office Distributors for availability and specifications torage Temperature Ambient Temperature under Bias Junction Temperature under Bias Plastic VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with VCC e 0V) Standard Output TRI-STATE Output Current Applied to Output in LOW State (Max) ESD Last Passing Voltge (Min)
ecommended Operating Conditions
Free Air Ambient Temperature Military Commercial Supply Voltage Military Commercial
b 55
C to a 150 C b 55 C to a 125 C b 55 C to a 175 C b 55 C to a 150 C
b 0 5V to a 7 0V b 0 5V to a 7 0V b 30 mA to a 5 0 mA
b 65
C to a 125 C 0 C to a 70 C
a 4 5V to a 5 5V a 4 5V to a 5 5V
b 0 5V to VCC b 0 5V to a 5 5V
twice the rated IOL (mA) 4000V
Note 1 Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired Functional operation under N these conditions is not implied ote 2 Either voltage limit or current limit is sufficient to protect inputs R
DC Electrical Characteristics
Symbol VIH VIL VCD VOH Parameter Min Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input LOW Current Output Short-Circuit Current Power Supply Current
b 60
54F 74F Typ Max
Units V 08
b1 2
VCC
Conditions Recognized as a HIGH Signal Recognized as a LOW Signal
20
V V V Min Min
IIN e b18 mA IOH e b1 mA IOH e b1 mA IOH e b1 mA IOL e 20 mA IOL e 20 mA VIN e 2 7V VIN e 7 0V VOUT e VCC IID e 1 9 mA All Other Pins Grounded VIOD e 150 mV All Other Pins Grounded VIN e 0 5V VOUT e 0V VO e LOW
54F 10% VCC 74F 10% VCC 74F 5% VCC 54F 10% VCC 74F 10% VCC 54F 74F 54F 74F 54F 74F 74F 74F
25 25 27 05 05 20 0 50 100 70 250 50 4 75 3 75
b0 6 b 150
VOL IIH IBVI ICEX VID IOD IIL IOS ICCL
V mA mA mA V mA mA mA mA
Min Max Max Max 00 00 Max Max Max
28
40
3
AC Electrical Characteristics
74F Symbol Parameter Min fmax tPLH tPHL Maximum Clock Frequency Propagation Delay CP to Qn Qn 100 35 50 TA e a 25 C VCC e a 5 0V CL e 50 pF Typ 140 50 65 65 85 Max 54F TA VCC e Mil CL e 50 pF Min 75 30 40 85 10 0 Max 74F TA VCC e Com CL e 50 pF Min 100 35 50 75 95 Max MHz ns Units
AC Operating Requirements
74F Symbol Parameter TA e a 25 C VCC e a 5 0V Min ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Setup Time HIGH or LOW Dn to CP Hold Time HIGH or LOW Dn to CP Setup Time HIGH or LOW E to CP Hold Time HIGH or LOW E to CP CP Pulse Width HIGH or LOW 30 30 10 10 60 60 0 0 40 50 Max 54F TA VCC e Mil Min 40 40 20 20 80 80 0 0 50 70 Max 74F TA VCC e Com Min Max 30 30 10 10 60 60 0 0 40 50 ns Units
ns
ns
Ordering Information
The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows 7 4F Temperature Range Family 74F e Commercial 54F e Military Device Type Package Code P e Plastic DIP D e Ceramic DIP F e Flatpak L e Leadless Chip Carrier (LCC) S e Small Outline SOIC JEDEC SJ e Small Outline SOIC EIAJ 379 S C X Special Variations QB e Military grade device with environmental and burn-in processing X e Devices shipped in 13 reel Temperature Range C e Commercial (0 C to a 70 C) M e Military (b55 C to a 125 C)
4
Physical Dimensions inches (millimeters)
20-Lead Ceramic Leadless Chip Carrier (L) NS Package Number E20A
16-Lead Ceramic Dual-In-Line Package (D) NS Package Number J16A
5
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
