|Category||Logic => Latches => Bipolar->F Family|
|Description||Octal D-type Latch With Tri-state Outputs|
|Company||National Semiconductor Corporation|
|Datasheet||Download 74F563 datasheet
|54F 74F563 Octal D-Type Latch with TRI-STATE Outputs
The is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs This device is functionally identical to the 'F573 but has inverted outputsFeatures
Inputs and outputs on opposite sides of package allowing easy interface with microprocessors Useful as input or output port for microprocessors Functionally identical to 'F573
Package Description (0 300 Wide) Molded Dual-In-Line 20-Lead Ceramic Dual-In-Line (0 300 Wide) Molded Small Outline JEDEC (0 300 Wide) Molded Small Outline EIAJ 20-Lead Cerpack 20-Lead Ceramic Leadless Chip Carrier Type C
Note 1 Devices also available in 13 reel Use suffix e SCX and SJX Note 2 Military grade device with environmental and burn-in processing Use suffix e DMQB FMQB and LMQB
Data Inputs Latch Enable Input (Active HIGH) TRI-STATE Output Enable Input (Active LOW) TRI-STATE Latch Outputs
TRI-STATE is a registered trademark of National Semiconductor Corporation C1995 National Semiconductor Corporation 9562 RRD-B30M75 Printed S A
The 'F563 contains eight D-type latches with TRI-STATE output buffers When the Latch Enable (LE) input is HIGH data on the Dn inputs enters the latches In this condition the latches are transparent e a latch output will change state each time its D input changes When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE The TRI-STATE buffers are controlled by the Output Enable (OE) input When OE is LOW the buffers are in the bi-state mode When OE is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches Inputs OE LEFunction Table Internal L NC Output NC High Z High Z High Z Latched Transparent Latched Function
H e HIGH Voltage Level L e LOW Voltage Level X e Immaterial Z e High Impedance e No Change
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays
If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias Plastic VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with VCC e 0V) Standard Output TRI-STATE Output Current Applied to Output in LOW State (Max)Free Air Ambient Temperature Military Commercial Supply Voltage Military Commercial
Note 1 Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired Functional operation under these conditions is not implied Note 2 Either voltage limit or current limit is sufficient to protect inputs
Symbol VIH VIL VCD VOH Parameter Min Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 54F 10% VCC 54F 10% VCC 74F 10% VCC 74F 10% VCC 74F 5% VCC 74F 5% VCC 54F 10% VCC 74F 10% VCC 54F 74FConditions Recognized as a HIGH Signal Recognized as a LOW Signal
VOL IIH IBVI ICEX VID IOD IIL IOZH IOZL IOS IZZ ICCL ICCZ
Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input LOW Current
IOL 20 mA IOL 24 mA VIN 2 7V VIN 7 0V VOUT e VCC IID 9 mA All Other Pins Grounded VIOD 150 mV All Other Pins Grounded VIN 0 5V VOUT 2 7V VOUT 0 5V VOUT e 0V VOUT VO e LOW VO e HIGH Z
Output Leakage Current Output Leakage Current Output Short-Circuit Current Bus Drainage Test Power Supply Current Power Supply Current 40 3
|Some Part number from the same manufacture National Semiconductor Corporation|
|74F573 Octal D-type Latch With Tri-state Outputs|
|74F574 Octal D-type Flip-flop With Tri-state Outputs|
|74F579PCQR 8-bit Bidirectional Binary Counter With Tri-state Outputs|
|74F64 4-2-3-2-input And-or-invert Gate|
|74F646 Octal Transceiver/register With Tri-state Outputs|
|74F657 Octal Bidirectional Transceiver With 8-bit Parity Generator/checker And Tri-state Outputs|
|74F676 16-bit Serial/parallel-in, Serial-out Shift Register|
|74F74 Dual D-type Positive Edge-triggered Flip-flop|
|74F779PCQR 8-bit Bidirectional Binary Counter With Tri-state Outputs|
|74F821 10-bit D-type Flip-flop|
|74F823 9-bit D-type Flip-flop|
|74F825 8-bit D-type Flip-flop|
|74F827 10-bit Buffers/line Driver|
|74F86 2-input Exclusive-or-gate|
|74FCT374ADCQB Octal D Flip-flop With Tri-state Outputs|
|74FR16245Q 16-bit Transceiver With Tri-state Outputs|
|74FR245P Octal Bidirectional Transceiver With Tri-state Outputs|
5962-86812012A : Inverting Buffers and Drivers. ti SN54HC368, Hex Inverting Bus Drivers With 3-State Outputs.
5962-9321801Q2A : D-Type (3-State) Latches. ti SN54ABT373, Octal Transparent D-type Latches With 3-State Outputs.
74AC54174ACT541 : CMOS/BiCMOS->AC/ACT Family. Octal Buffer/line Driver With 3-state. The 74AC541 and 74ACT541 are octal buffer/line drivers designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers. These devices are similar in function to the 74AC244 and 74ACTC244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes these devices.
74F534 : Bipolar->F Family. Octal D-type Flip-flop With Tri-state Outputs. 54F 74F534 Octal D-Type Flip-Flop with TRI-STATE Outputs The is a high speed low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops The 'F534 is the same as the 'F374 except that the outputs are inverted.
74LVT245 : Bus Oriented Circuits. Low Voltage Octal Bidirectional Transceiver With 3-STATE Inputs/outputs.
CD54ACT1533A : Dual 4-input Multiplexer. The CD54AC153/3A and CD54ACT153/3A are dual 4-input multiplexers that utilize the Harris Advanced CMOS Logic technology. One of the four sources for each section is selected by the common Select inputs, S0 and S1. When the Enable inputs (1E, 2E) are HIGH, the outputs are in the low state. The CD54AC153/3A and CD54ACT153/3A are supplied in 16 lead dual-in-line.
IDT54FCT2373 : CMOS/BiCMOS->FCT/FCT-T Family. Fast CMOS Octal Transparent Latch. A and C grades Low input and output leakage 1ľA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3.3V (typ.) VOL = 0.3V (typ.) Meets or exceeds JEDEC standard 18 s Resistor outputs -15mA IOH, 12mA IOL Reduced system switching noise Available in SOIC, QSOP, and TSSOP packages The is an octal transparent latch built using an advanced.
SN74ABT16374A : CMOS/BiCMOS->ABT/BCT Family. 16-bit Edge-triggered D-type Flip-flop With 3-state Outputs.
SN74ABT3611-15PCB : Synchronous FIFOs. ti SN74ABT3611, 64 X 36 Synchronous Fifo Memory. Free-Running CLKA and CLKB Can Be Asynchronous or Coincident × 36 Clocked FIFO Buffering Data From Port A to Port B Mailbox-Bypass Register In Each Direction Programmable Almost-Full and Almost-Empty Flags Microprocessor Interface Control Logic Full Flag and Almost-Full Flag Synchronized by CLKA Empty Flag and Almost-Empty Flag Synchronized by CLKB.
SN74ALS374A : CMOS/BiCMOS->AC/ACT Family. Octal D-type Edge-triggered Flip-flops With 3-state Outputs.
SN74ALS805ADW : ti SN74ALS805A, Hex 2-Input Nor Drivers. High Capacitive-Drive Capability ALS805A Has Typical Delay Time 4.2 ns (CL = 50 pF) and Typical Power Dissipation 4.2 mW Per Gate AS805B Has Typical Delay Time 2.6 ns (CL = 50 pF) and Typical Power Dissipation 12 mW Per Gate Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic.
SN74LS109A : Bipolar->ECL 10 Family. Dual JK Positive Edge-triggered Flip-flop. The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation a D flip-flop by simply connecting the J and K pins together. INPUTS OPERATING MODE SD Set Reset (Clear) *Undetermined Load "1" (Set) Hold.
T62M0002A : = 5V Digital Echo With 32K SRAM ;; Package = 16L-DIP.
TXS4555 : SIM Card Translator The TXS4555 is a complete Smart Identity Module (SIM) card solution for interfacing wireless baseband processors with a SIM card to store I/O for mobile handset applications. The device complies with ISO/IEC Smart-Card Interface requirements as well as GSM and 3G mobile standards. It includes a high-speed level translator capable.
74AUP1G3208GN : AUP/ULP/V SERIES, 3-INPUT OR-AND GATE, PDSO6. s: Gate Type: AND, OR ; Supply Voltage: 1.1 ; Logic Family: CMOS ; Inputs: 3 ; Propagation Delay: 20.1 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F) ; Pin Count: 6 ; IC Package Type: Other, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115, SON-6.
935242080112 : HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16. s: Counter Type: BINARY COUNTER ; Counter Category: Asynchronous ; Counter Direction: UP ; Supply Voltage: 4.5 ; Package Type: TSSOP, SOT-403-1, TSSOP-16 ; Logic Family: CMOS, HC/UH ; Number of Pins: 16 ; Number of Stages (Bits): 14 bits ; Clock Frequency: 24 MHz ; Operating.