|Category||Interface and Interconnect => LVDS (Low Voltage Differential Signaling)|
|Description||40 MHz-66MHz 10-Bit Serializer
The DS92LV1023 transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. The DS92LV1224 receives the Bus LVDS serial data stream and transforms it back into a 10-bit wide parallel data bus and recovers parallel clock. The DS92LV1023 transmits data over backplanes or cable. The single differential pair data path makes PCB design easier. In addition, the reduced cable, PCB trace count, and connector size tremendously reduce cost. Since one output transmits clock and data bits serially, it eliminates clock-to-data and data-to-data skew. The powerdown pin saves power by reducing supply current when not using either device. Upon power up of the Serializer, you can choose to activate synchronization mode or allow the Deserializer to use the synchronization-to-random-data feature. By using the synchronization mode, the Deserializer will establish lock to a signal within specified lock times. In addition, the embedded clock guarantees a transition on the bus every 12-bit cycle. This eliminates transmission errors due to charged cable conditions. Furthermore, you may put the DS92LV1023 output pins into TRI-STATE ® to achieve a high impedance state. The PLL can lock to frequencies between 40 MHz and 66 MHz.
Clock recovery from PLL lock to random data patterns.
Guaranteed transition every data transfer cycle
Chipset (Tx + Rx) power consumption < 500 mW (typ) @ 66 MHz
Single differential pair eliminates multi-channel skew
Flow-through pinout for easy PCB layout
660 Mbps serial Bus LVDS data rate (at 66 MHz clock)
10-bit parallel interface for 1 byte data plus 2 control bits
Synchronization mode and LOCK indicator
Programmable edge trigger on clock
High impedance on receiver inputs when power is off
Bus LVDS serial output rated for 27 load
Small 28-lead SSOP package
|Company||National Semiconductor Corporation|
|Datasheet||Download DS92LV1023 datasheet
|Cross ref.||Similar parts: MAX9207|
The DS92LV1023 transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. The DS92LV1224 receives the Bus LVDS serial data stream and transforms it back into a 10-bit wide parallel data bus and recovers parallel clock. The DS92LV1023 transmits data over backplanes or cable. The single differential pair data path makes PCB design easier. In addition, the reduced cable, PCB trace count, and connector size tremendously reduce cost. Since one output transmits clock and data bits serially, it eliminates clock-to-data and data-to-data skew. The powerdown pin saves power by reducing supply current when not using either device. Upon power up of the Serializer, you can choose to activate synchronization mode or allow the Deserializer to use the synchronization-to-random-data feature. By using the synchronization mode, the Deserializer will establish lock to a signal within specified lock times. In addition, the embedded clock guarantees a transition on the bus every 12-bit cycle. This eliminates transmission errors due to charged cable conditions. Furthermore, you may put the DS92LV1023 output pins into TRI-STATE ® to achieve a high impedance state. The PLL can lock to frequencies between 40 MHz and 66 MHz.Features
n Clock recovery from PLL lock to random data patterns. n Guaranteed transition every data transfer cycle n Chipset (Tx + Rx) power consumption 500 mW (typ) @ 66 MHz n Single differential pair eliminates multi-channel skew n Flow-through pinout for easy PCB layout n 660 Mbps serial Bus LVDS data rate (at 66 MHz clock) n 10-bit parallel interface for 1 byte data plus 2 control bits n Synchronization mode and LOCK indicator n Programmable edge trigger on clock n High impedance on receiver inputs when power is off n Bus LVDS serial output rated for 27 load n Small 28-lead SSOP packageTRI-STATE is a registered trademark of National Semiconductor Corporation.
The DS92LV1023 and DS92LV1224 are a 10-bit Serializer and Deserializer chipset designed to transmit data over differential backplanes at clock speeds from to 66 MHz. The chipset is also capable of driving data over Unshielded Twisted Pair (UTP) cable. The chipset has three active states of operation: Initialization, Data Transfer, and Resynchronization; and two passive states: Powerdown and TRI-STATE The following sections describe each operation and passive state.
The user's application determines control of the SYNC1 and SYNC 2 pins. One recommendation is a direct feedback loop from the LOCK pin. Under all circumstances, the Serializer stops sending SYNC patterns after both SYNC inputs return low. When the Deserializer detects edge transitions at the Bus LVDS input, it will attempt to lock to the embedded clock information. When the Deserializer locks to the Bus LVDS clock, the LOCK output will go low. When LOCK is low, the Deserializer outputs represent incoming Bus LVDS data.
After initialization, the Serializer will accept data from inputs DIN0DIN9. The Serializer uses the TCLK input to latch incoming Data. The TCLK_R/F pin selects which edge the Serializer uses to strobe incoming data. TCLK_R/F high selects the rising edge for clocking data and low selects the falling edge. If either of the SYNC inputs is high for 5*TCLK cycles, the data DIN0-DIN9 is ignored regardless of clock edge. After determining which clock edge to use, a start and stop bit, appended internally, frame the data bits in the register. The start bit is always high and the stop bit is always low. The start and stop bits function as the embedded clock bits in the serial stream. The Serializer transmits serialized data and clock bits (10+2 bits) from the serial data output (DO at 12 times the TCLK frequency. For example, if TCLK is 66 MHz, the serial rate = 792 Mega-bits-per-second. Since only 10 bits are from input data, the serial "payload" rate is 10 times the TCLK frequency. For instance, if TCLK = 66 MHz, the payload data rate = 660 Mbps. The data source provides TCLK and must be in the range of 40 MHz to 66 MHz nominal. The Serializer outputs (DO ± ) can drive a point-to-point connection or in limited multi-point or multi-drop backplanes. The outputs transmit data when the enable pin (DEN) is high, PWRDN = high, and SYNC1 and SYNC2 are low. When DEN is driven low, the Serializer output pins will enter TRI-STATE. When the Deserializer synchronizes to the Serializer, the LOCK pin is low. The Deserializer locks to the embedded
Initialization of both devices must occur before data transmission begins. Initialization refers to synchronization of the Serializer and Deserializer PLL's to local clocks, which may be the same or separate. Afterwards, synchronization of the Deserializer to Serializer occurs. Step 1: When you apply VCC to both Serializer and/or Deserializer, the respective outputs enter TRI-STATE ® , and on-chip power-on circuitry disables internal circuitry. When VCC reaches VCCOK (2.5V) the PLL in each device begins locking to a local clock. For the Serializer, the local clock is the transmit clock (TCLK) provided by the source ASIC or other device. For the Deserializer, you must apply a local clock to the REFCLK pin. The Serializer outputs remain in TRI-STATE while the PLL locks to the TCLK. After locking to TCLK, the Serializer is now ready to send data or SYNC patterns, depending on the levels of the SYNC1 and SYNC2 inputs or a data stream. The SYNC pattern sent by the Serializer consists of six ones and six zeros switching at the input clock rate. Note that the Deserializer LOCK output will remain high while its PLL locks to the incoming data or to SYNC patterns on the input. Step 2: The Deserializer PLL must synchronize to the Serializer to complete initialization. The Deserializer will lock to non-repetitive data patterns. However, the transmission of SYNC patterns enables the Deserializer to lock to the Serializer signal within a specified time. See Figure 9.
clock and uses it to recover the serialized data. ROUT data is valid when LOCK is low. Otherwise ROUT0ROUT9 is invalid. The ROUT0-ROUT9 pins use the RCLK pin as the reference to data. The polarity of the RCLK edge is controlled by the RCLK_R/F input. See Figure 13. ROUT(0-9), LOCK and RCLK outputs will drive a maximum of three CMOS input gates (15 pF load) with a 66 MHz clock.
When the Deserializer PLL locks to the embedded clock edge, the Deserializer LOCK pin asserts a low. If the Deserializer loses lock, the LOCK pin output will go high and the outputs (including RCLK) will enter TRI-STATE. The user's system monitors the LOCK pin to detect a loss of synchronization. Upon detection, the system can arrange to pulse the Serializer or SYNC2 pin to resynchronize. Multiple resynchronization approaches are possible. One recommendation is to provide a feedback loop using the LOCK pin itself to control the sync request of the Serializer or SYNC2). Dual SYNC pins are provided for multiple control in a multi-drop application. Sending sync patterns for resynchronization is desirable when lock times within a specific time are critical. However, the Deserializer can lock to random data, which is discussed in the next section.
low state and the adjacent bit is held high, creating a 0-1 transition. In the worst case, the Deserializer could become locked to the data pattern rather than the clock. Circuitry within the DS92LV1224 can detect that the possibility of "false lock" exists. The circuitry accomplishes this by detecting more than one potential position for clocking bits. Upon detection, the circuitry will prevent the LOCK output from becoming active until the potential "false lock" pattern changes. The false lock detect circuitry expects the data will eventually change, causing the Deserializer to lose lock to the data pattern and then continue searching for clock bits in the serial data stream. Graphical representations of RMT are shown in Figure 1. Please note that RMT only applies to bits DIN0-DIN8.
When no data transfer occurs, you can use the Powerdown state. The Serializer and Deserializer use the Powerdown state, a low power sleep mode, to reduce power consumption. The Deserializer enters Powerdown when you drive PWRDN and REN low. The Serializer enters Powerdown when you drive PWRDN low. In Powerdown, the PLL stops and the outputs enterTRI-STATE, which disables load current and reduces supply current to the milliampere range. To exit Powerdown, you must drive the PWRDN pin high. Before valid data exchanges between the Serializer and Deserializer, you must reinitialize and resynchronize the devices to each other. Initialization of the Serializer takes 510 TCLK cycles. The Deserializer will initialize and assert LOCK high until lock to the Bus LVDS clock occurs.
The initialization and resynchronization methods described in their respective sections are the fastest ways to establish the link between the Serializer and Deserializer. However, the DS92LV1224 can attain lock to a data stream without requiring the Serializer to send special SYNC patterns. This allows the DS92LV1224 to operate in "open-loop" applications. Equally important is the Deserializer's ability to support hot insertion into a running backplane. In the open loop or hot insertion case, we assume the data stream is essentially random. Therefore, because lock time varies due to data stream characteristics, we cannot possibly predict exact lock time. However, please see Table 1 for some general random lock times under specific conditions. The primary constraint on the "random" lock time is the initial phase relation between the incoming data and the REFCLK when the Deserializer powers up. As described in the next paragraph, the data contained in the data stream can also affect lock time. If a specific pattern is repetitive, the Deserializer could enter "false lock" - falsely recognizing the data pattern as the clocking bits. We refer to such a pattern as a repetitive multi-transition, RMT. This occurs when more than one Low-High transition takes place in a clock cycle over multiple cycles. This occurs when any bit, except DIN 9, is held at a
The Serializer enters TRI-STATE when the DEN pin is driven low. This puts both driver output pins (DO+ and DO-) into TRI-STATE. When you drive DEN high, the Serializer returns to the previous state, as long as all other control pins remain static (SYNC1, SYNC2, PWRDN, TCLK_R/F). When you drive the REN pin low, the Deserializer enters TRI-STATE. Consequently, the receiver output pins (ROUT0ROUT9) and RCLK will enter TRI-STATE. The LOCK output remains active, reflecting the state of the PLL. TABLE 1. Random Lock Times for the DS92LV1224 40 MHz Maximum Mean Minimum Conditions: MHz 3.0 0.43 Units µS
1) Difference in lock times are due to different starting points in the data pattern with multiple parts.
|Related products with the same datasheet|
|Some Part number from the same manufacture National Semiconductor Corporation|
|DS92LV1023TMSAX 40 MHz-66MHz 10-Bit SerializerThe DS92LV1023 transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. The DS92LV1224 receives|
|LM95071 SPI/MICROWIRE™ 13-Bit Plus Sign Temp SensorThe LM95071 is a low-power, high-resolution digital temperature sensor with an SPI and MICROWIRE compatible interface, available in the 5-pin SOT23. The host|
|LM2485 220V Triple Clamp with G1 Blank AmplifierThe LM2485 is a triple channel clamp amplifier used to DC restore the AC coupled outputs of a DTV CRT driver and for cut-off adjustment. The LM2485 also has an integrated|
|LM2852 2A 500/1500kHz SIMPLE SYNCHRONOUS™ Buck Regulator The LM2852 SIMPLE SYNCHRONOUS™buck regulator is a high frequency step-down switching voltage regulator capable of driving up to a 2A load with excellent|
|LM2716 Dual (Step-up and Step-down) PWM DC/DC ConverterThe LM2716 is composed of two PWM DC/DC converters. A buck (step-down) converter is used to generate a fixed output voltage. A boost (step-up) converter|
|LM2707 Inductive-Boost Series LED Driver with Programmable Oscillator FrequencyThe LM2707 is a magnetic boost regulator specifically designed for white LED drive applications. Tightly regulated LED currents,|
|LM5107 100V / 1.4A Peak Half Bridge Gate DriverThe LM5107 is a low cost high voltage gate driver, designed to drive both the high side and the low side N-Channel MOSFETs in a synchronous buck or a half bridge|
|LM3520 Integrated White LED Driver with Organic LED Display Power SupplyThe LM3520 is a dual step-up DC/DC converter, designed to drive up to 5 white LEDs with a constant current and to power an organic LED display|
|LM2648 Two-Phase, Synchronous Step-Down 3-Channel Switching Regulator ControllerThe LM2648 consists of two current mode and two voltage mode synchronous buck regulator controllers providing 3 outputs at a switching|
|LM2734 Thin SOT23 1A Load Step-Down DC-DC RegulatorThe LM2734 regulator is a monolithic, high frequency, PWM step-down DC/DC converter in a 6-pin Thin SOT23 package. It provides all the active functions to provide|
|LP38691 500mA Low Dropout CMOS Linear RegulatorsThe LP38691/3 low dropout CMOS linear regulators provide tight output tolerance (2.0% typical), extremely low dropout voltage (250 mV @ 500mA load current, VOUT|
|LM4970 Audio Synchronized Color LED DriverThe LM4970 is a LED driver with an audio synchronization mode that virtually eliminates the need for real time software processing for LED lighting effects. The LM4970|
|LM4857 Stereo 1.2W Audio Subsystem with 3D EnhancementThe LM4857 is an integrated audio sub-system designed for stereo cell phone applications. Operating on a 3.3V supply, it combines a stereo speaker amplifier|
|LM4838 Stereo 2W Audio Power Amp with DC Volume and Selective GainThe LM4838 is a monolithic integrated circuit that provides DC volume control, and stereo bridged audio power amplifiers capable of producing|
|LM4680 10W Class D Audio Amplifier for FPD marketThe LM4680 is a high efficiency switching audio power amplifier primarily designed for demanding applications in flat panel monitors and TV's. It is capable|
|ADC081S101 1 MSPS, 8-Bit A/D Converter in SOT-23The ADC121S101, ADC101S101, and ADC081S101 are low power, monolithic CMOS 12-, 10- and 8-bit analog-to-digital converters that operate at 1 MSPS. Each device is based|
CLC935A8CX : 12-bit, 15msps (obsolete)
LM113-2H : LM113 - Precision Reference, Package: TO-46, Pin Nb=2
LM1575J-CAD/883 : LM1575 - Simple Switcher 1A Step-down Voltage Regulator, Package: Cerdip, Pin Nb=16
LM4872IBP : Boomer Audio Power Amplifiers LM4872 - 1 Watt Audio Power Amplifier in Micro SMD Package, Package: Microsmd, Pin Nb=8
PAL18H2C : Progammable Array Logic Series 24 (PAL Series 24)
LM3702YDBP-308 : Microprocessor Supervisory Circuits with Low Line Output and Manual Reset
54F646FMX : Octal Transceiver/register with Tri-state Outputs
NSC858N/A+ : Nsc858 Universal Asynchronous Receiver/transmitter
AAT4625IAS-1-B1 : Usb Single-channel Power Switch. The AAT4625 SmartSwitchTM is part of AnalogicTech's Application Specific Power MOSFETTM (ASPMTM) product family. a 1.0A Current Limited P-channel, MOSFET power switch designed for high-side load-switching applications. This switch operates with inputs ranging from to 5.5V, making it ideal for both 3V and 5V systems. An integrated current-limiting circuit.
ACT4438 : Act4438-1 Transceiver For Mil-std-1553 / 1760 in a Chipscale Package. Transceiver meets military data bus requirements, MIL-STD-1553 and MIL-STD-1760 Low power dissipation at full output power Single +5V power supply Current Source Transmitter Output Bipolar Monolithic Construction Miniature Chipscale Package Bumped Chip CarrierTM (BCC++) The Aeroflex Circuit Technology Model is a next generation monolithic transceiver.
CDC319 : 1-line to 10-line Clock Driver With I2c Control Interface. High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM (Synchronous DRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps Pulse Skew, tsk(p), Less Than 500 ps Supports up to Two Unbuffered SDRAM DIMMs (Dual Inline Memory Modules) I2C Serial Interface Provides Individual Enable Control for Each Output Operates 3.3 V Distributed VCC and Ground.
MAX214 : Programmable DTE/DCE, +5V RS-232 Transceiver. The +5V RS-232 transceiver provides a complete, 8-line, software-configurable, DTE or DCE port RS-232 interface. Tx, Rx, RTS, CTS, DTR, DSR, DCD, and RI circuits can be configured as either Data Terminal Equipment (DTE) or Data Circuit-Terminating Equipment (DCE) using the DTE/DCE control pin. The MAX214 eliminates the need to swap cables when switching.
MAX9320 : 1:2 Differential Lvpecl/lvecl/hstl Clock And Data Drivers. The MAX9320/MAX9320A are low-skew, 1-to-2 differential drivers designed for clock and data distribution. The input is reproduced at two differential outputs. The differential input can be adapted to accept single-ended inputs by applying an external reference voltage. The MAX9320/MAX9320A feature ultra-low propagation delay (208ps), part-to-part skew.
MC33441 : Electroluminescent Lamp Driver ic. The is a DCAC inverter integrated circuit for driving EL lamps. It can boost the supply voltage to the level required by EL lamps and also provide high voltage AC lamp excitation. It consists of an oscillator, a frequency divider, a coil driving circuit and a switched Hbridge network. The input supply voltage range is from 3.5 V and is capable to supply.
MSM7652 : Ntsc/pal Digital Video Encoder. The is a digital NTSC/PAL encoder. By inputting digital image data conforming to ITU Rec. 656 or ITURBT 601, it outputs selected analog composite video signals, analog S video signals or Y, R-Y, B-Y signals. For the scanning system, interlaced or noninterlaced mode can be selected. Since the MSM7652 is provided with pins dedicated to overlay function,.
PCI4410A : . IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold.
SN55189 : Quadruple Line Receiver. Input Resistance. 7 k Input Signal Range. 30 V Operate From Single 5-V Supply Built-In Input Hysteresis (Double Thresholds) Response Control that Provides: Input Threshold Shifting Input Noise Filtering Meet or Exceed the Requirements of TIA / EIA-232-F and ITU Recommendation V.28 Fully Interchangeable With MotorolaTM MC1489 and MC1489A The NS package.
SN65C3221DB : ti SN65C3221, 3-V to 5.5-V Multichannel RS-232 Line Driver/receiver. Operate With to 5.5-V VCC Supply Operate to 1 Mbit/s Low Standby Current. 1 µA Typical External Capacitors. 0.1 µF Accepts 5-V Logic Input With 3.3-V Supply RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM) Auto-Powerdown Feature Automatically Disables Drivers for Power Savings Applications Battery-Powered, Hand-Held, and Portable.
SN65LBC176D : ti SN65LBC176, Differential Bus Transceiver. Bidirectional Transceiver Meet or Exceed the Requirements of ANSI Standard RS-485 and ISO 8482:1987(E) High-Speed Low-Power LinBiCMOSTM Circuitry Designed for High-Speed Operation in Both Serial and Parallel Applications Low Skew Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments Very Low Disabled Supply-Current Requirements.
SN65LVDS389DBT : ti SN65LVDS389, Octal LVDS Transmitter. Four ('391), Eight ('389) or Sixteen ('387) Line Drivers Meet or Exceed the Requirements of ANSI EIA / TIA-644 Standard Designed for Signaling Rates to 630 Mbps With Very Low Radiation (EMI) Low-Voltage Differential Signaling With Typical Output Voltage 350 mV and a 100- Load Propagation Delay Times Less Than 2.9 ns Output Skew Is Less Than 150 ps Part-to-Part.
SN751518FT : ti SN751518, DC Plasma Display Drivers. Each Device Drives 32 Lines 120-V PNP Open-Collector Parallel Outputs High-Speed Serially Shifted Data Inputs CMOS-Compatible Inputs Strobe and Sustain Inputs Provided Serial Data Output for Cascade Operation The SN751508 and SN751518 are monolithic integrated circuits designed to drive the data lines a dc plasma panel display. The SN751518 pin sequence.
ST3237 : 3 to 5.5v, 250kbps, Rs-232 Transceiver With Stand-by. 1µA LOW POWER SHUTDOWN WITH RECEIVERS ACTIVE GUARENTEED DATA RATE 250Kbps (Normal Operation) 1Mbps (Very High Speed Operation) GUARANTEED SLEW RATE RANGE 6V/µs (Normal Operation) 24V/µs (Very High Speed Operation) 0.1µF EXTERNAL CAPACITORS FLOW-THROUGH PINOUT 500µA LOW SUPPLY CURRENT MEET EIA/TIA-232 S DOWN TO 3V AVAILABLE SO-28, SSOP-28 AND TSSOP28.
TSB41LV06 : Ieee 1394a Six-port Cable Transceiver/arbiter. Fully Supports Provisions of IEEE 13941995 Standard for High Performance Serial Bus and the P1394a Supplement (Draft 2.0) Full P1394a Support Includes: Connection Debounce, Arbitrated Short Reset, Multispeed concatenation, Arbitration Acceleration, Fly-by Concatenation, Port Disable/Suspend/Resume Provides Six P1394a Fully Compliant Cable Ports at 100/200/400.
VSC7174 : Pci-x to Quad 1.5Gb/s Channel Serial Ata Host Bus Controller. E AT Four Serial ATA Channels at 1.5 Gb/s Serial ATA 1.0 Compliant Serial ATA II Queuing Compliant PCI-X 1.0a Compliant (64 bits wide 66, 100 and 133 MHz) PCI 2.2 Compliant (64 bits wide at 33 and 66 MHz) Software-Compatible Master/Slave Mode AT 37.5 MHz Reference Clock or Crystal Optional 128KB Serial Flash ROM for Code Store 3.3V and 2.5V Supply,.
DVIULC6-4SC6 : Ultra low capacitance ESD protection The DVIULC6-4SC6 is a monolithic, application specific discrete device dedicated to ESD protection of high speed interfaces, such as DVI, HDMI, IEEE 1394a and IEEE 1394b, USB2.0, Ethernet links and video lines. Its ultra low line capacitance secures a high level of signal integrity without compromising in protecting.
ADM1491E : 16 Mbps, ESD Protected, Full-Duplex RS-485 Transceivers The ADM1491E is an RS-485 transceiver with ±8 kV ESD protection and is suitable for high speed, full-duplex communication on multipoint transmission lines. In particular, the ADM1491E is designed for use in motor control applications requiring communications at data rates up to 16 Mbps. The ADM1491E.
ST8024L : Datasheet Smartcard Interface Datasheet Smartcard interface. Designed to be compatible with the NDS conditional access system IC card interface 5 V supply for the IC (VDD and GND) Three specifically protected half-duplex bidirectional buffered I/O lines to card contacts C4, C7 and C8 Step-up converter for VCC generation separately powered from 20% supply (VDDP and PGND) V ±5% regulated card supply voltage (VCC).