Details, datasheet, quote on part number: DS9622ME/883
PartDS9622ME/883
CategoryLogic => Line Driver/Receivers
DescriptionDual Line Receiver
CompanyNational Semiconductor Corporation
DatasheetDownload DS9622ME/883 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

The is a dual line receiver designed to discriminate a worst case logic swing of 2V from ± 10V common mode noise signal or ground shift. A 1.5V threshold is built into the differential amplifier to offer a TTL compatible threshold voltage and maximum noise immunity. The offset is obtained by use of current sources and matched resistors. The DS9622 allows the choice of output states with the input open, without affecting circuit performance by use A 130 terminating resistor is provided at the input of each line receiver. An enable is also provided for each line receiver. The output is TTL compatible. The output high level can be increased 12V by tying to a positive supply through a resistor. The output circuits allow wired-OR operation.

Features

TTL compatible threshold voltage Input terminating resistors Choice of output state with inputs open TTL compatible output High common mode Wired-OR capability Enable inputs Logic compatible supply voltages

Top View For Complete Military 883 Specifications, see RETS Datasheet. Order Number or DS9622MW/883 See NS Package Number or W14B

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Storage Temperature Range Operating Temperature Range Lead Temperature (Soldering, 60 sec.) Internal Power Dissipation (Note V+ to GND Input Voltage ± 15V

Voltage Applied to Outputs for Output High State V- to GND Enable to GND

Symbol VOL Parameter Output Voltage LOW Conditions = -11V, VDIFF = 2.0V, IOL = 12.4 mA, EN = Open = 0V, VDIFF = 1.0V, IOH = -0.2 mA, EN = Open = 0V, VDIFF EN = Open = -10V, VDIFF EN = Open IN = Open, VI = Open, = -10V, VI+ = 0V, VI- = GND, S3 = Open = -10V, VI+ = GND, VI- EN = Open VIL(EN) Input Voltage LOW EN = Open VTH Differential Input Threshold Voltage VCM I+ I- Common Mode Voltage Terminating Resistance Positive Supply Current Negative Supply Current S3 = VI+ = 11V, VI- EN = Open -10V, 1.0V VDIFF mA -3.1 Min Max 0.4 Units V

Enable Input Leakage Current Enable Input Forward Current +Input Forward Current

Symbol Parameter SWITCHING CHARACTERISTICS = 25°C tPLH tPHL Propagation Delay to High Level Propagation Delay to Low Level CL = (See

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation. Note 2: Unless otherwise specified Min/Max limits apply across the to +125°C temperature range. All typicals are given for VCC = 5V and = 25°C. Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified. Note 4: Only one output at a time should be shorted. Note 5: Rating applies to ambient temperatures to +125°C. Above 125°C ambient, derate linearity at 120°C/W.


 

Some Part number from the same manufacture National Semiconductor Corporation
DS9622MJ/883 DS9622 - Dual Line Receiver, Package: Lcc, Pin Nb=20
DS9627 DS9627 - Dual Line Receiver, Package: Cerdip, Pin Nb=16
DS9627MJ/883 Dual Line Receiver
DS9636A DS9636A - RS-423 Dual Programmable Slew Rate Line Driver, Package: Cerdip, Pin Nb=8
DS9637A DS9637A - Dual Differential Line Receiver, Package: Soic Narrow, Pin Nb=8
DS9637ACMDC
DS9637ACMX DS9637A - Dual Differential Line Receiver, Package: Soic Narrow, Pin Nb=8
DS9637AMMD8
DS9638 DS9638 - RS-422 Dual High Speed Differential Line Driver, Package: Soic Narrow, Pin Nb=8
DS9638MJ/883 Rs-422 Dual High Speed Differential Line Driver
DS9639A Dual Differential Line Receiver
DS96F172C Eia-485/eia-422 Quad Differential Drivers
DS96F172CN Quad Differential Drivers
DS96F172M DS96F172M - EIA-485/EIA-422 Quad Differential Drivers, Package: Lcc, Pin Nb=20
DS96F172ME/883 Quad Differential Drivers
DS96F172MJ DS96F172M - EIA-485/EIA-422 Quad Differential Drivers, Package: Lcc, Pin Nb=20
DS96F172MW/883 Quad Differential Drivers
DS96F173C Quad Differential Receivers
DS96F173CJ
DS96F173M DS96F175M - RS-485/RS-422 Quad Differential Receiver, Package: Lcc, Pin Nb=20
DS96F173ME/883 Quad Differential Receivers
Same catergory

74ALS38A : Bipolar->ALS Family. 74ALS38A; Quad 2-Input NAND Buffer (open Collector).

74F1240 : 74F1240; Octal Inverter Buffer (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20).

74LVC257A : Multiplexers. 74LVC257A; Quad 2-input Multiplexer With 5 V Tolerant Inputs/outputs (3-State);; Package: SOT109 (SO16), SOT338-1 (SSOP16), SOT403-1 (TSSOP16).

74LVX161284 : Bus Oriented Circuits. Low Voltage Ieee 161284 Translating Transceiver.

DM74S374 : Bipolar->S Family. 3-STATE Octal D-type Transparent Latches And Edge-triggered Flip-flops.

IDT74FCT240AT : CMOS/BiCMOS->FCT/FCT-T Family. Fast CMOS Octal Buffer/line Driver. A and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: ­ VOH = 3.3V (typ.) ­ VOL = 0.3V (typ.) High Drive outputs (-15mA IOH, 64mA IOL) Meets or exceeds JEDEC standard 18 s Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked) Power off disable outputs permit "live.

MC74AC138 : CMOS/BiCMOS->AC/ACT Family. 1 of 8 Decoder/demultiplexer. The is a high­speed 1­of­8 decoder/demultiplexer. This device is ideally suited for high­speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion a 1­of­24 decoder using just three MC74AC138/74ACT138 devices a 1­of­32 decoder using four MC74AC138/74ACT138 devices and one inverter. Demultiplexing Capability.

MC74HCT541ADTR2 : Buffers. Octal 3-State Non Inverting Buffer/line Driver , Package: Tssop, Pins=20.

MM74C14 : CMOS/BiCMOS->4000 Family. Hex Schmitt Trigger. The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The positive and negative going threshold voltages VT+ and VT-, show low variation with respect to temperature (typ. 0.0005V/°C at VCC = 10V), and hysteresis, VT+ - VT- 0.2 VCC is guaranteed. All inputs.

QS32XV245 : 3.3V High-speed Double Width Bus Switch. QUICKSWITCH® PRODUCTS 3.3V HIGH SPEED DOUBLEWIDTH BUS SWITCH 5 bidirectional switches connect inputs to outputs Pin compatibility with QS3245 250ps propagation delay Undershoot clamp diodes on all switch and control inputs LVTTL-compatible control inputs Available in 40-pin QVSOP package to 2.5V Voltage translation to 1.8V Voltage translation PCI bus isolation.

SN54AHC574FK : Octal Edge-triggered D-type Flip-flops With 3-state Outputs. SN54AHC574, SN74AHC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS EPIC TM (Enhanced-Performance Implanted CMOS) Process Operating Range to 5.5-V VCC 3-State Outputs Drive Bus Lines Directly Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Package.

SN74ABT16646DGG : 16-bit Bus Transceivers And Registers With 3-state Outputs. Members of the Texas Instruments WidebusTM Family State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JESD 17 Typical VOLP (Output Ground Bounce) V at VCC = 25°C Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout.

SN74AHCT74 : CMOS/BiCMOS->HC/HCT Family. Dual Positive-edge-triggered D-type Flip-flops With Clear And Preset.

SN74HC366 : CMOS/BiCMOS->HC/HCT Family. Hex Bus Drivers With 3-state Outputs.

SN74LS76A : Bipolar->LS Family. Dual JK Flip-flop With Set And Clear. The SN74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred.

TC7S32 : CMOS/BiCMOS->AC/ACT Family. 2-input OR GATE.

A2F200M3C-FG484YI : FPGA, 4608 CLBS, 200000 GATES, PBGA484. s: System Gates: 200000 ; Logic Cells / Logic Blocks: 4608 ; Package Type: Other, 1 MM PITCH, FBGA-484 ; Logic Family: CMOS ; Pins: 484 ; Supply Voltage: 1.5V.

 
0-C     D-L     M-R     S-Z