|Category||Logic => Line Driver/Receivers|
|Description||Dual Line Receiver|
|Company||National Semiconductor Corporation|
|Datasheet||Download DS9627MJ/883 datasheet
|Cross ref.||Similar parts: 5962-8978701MEA|
The is a dual-line receiver which meets the electrical interface specifications of EIA RS-232C and MIL-STD-188C. The input circuitry accommodates ± 25V input signals and the differential inputs allow user selection of either inverting or non-inverting logic for the receiver operation. The DS9627 provides both a selectable hysteresis range and selectable receiver input resistance. When pin 1 is tied to V-, the typical switching points are at 2.6V and -2.6V, thus meeting RS-232-C requirements. When pin 1 is open, the typical switching points are 50 µA and -50 µA, thus satisfying the requirements of MIL-STD-188C LOW level interface. Connecting the RA and/or RB pins to the input yields an input impedance in the range 7 k and satisfies RS-232-C requirements; leaving RA and/or RB pins unconnected, the input resistance will be greater than k to satisfy MIL-STD-188C. The output circuitry is TTL/DTL compatible and will allow "collector-dotting" to generate the wired-OR function. A TTL/ DTL strobe is also provided for each receiver.Features
EIA RS-232-C input standards MIL-STD-188C input standards Variable hysteresis control High common mode rejection R control 10 k) Wired-OR capability Choice of inverting and non-inverting inputs Outputs and strobe TTL compatible
Top View Order Number DS9627MJ/883 See NS Package Number J16A For Complete Military 883 Specifications, see RETS Data Sheet.
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Storage Temperature Range Operating Temperature Range Lead Temperature (Soldering, 60 sec.) Internal Power Dissipation (Note V+ to GND V- to GND to -15VInput Voltage Referred to GND Strobe to GND Applied Output Voltage
Supply Voltage (VCC) Temperature (TA) Min 4.5 -55 Max 5.5 +125 Units V °C
Hysteresis, -IN A, -IN B, RA and RB Open for MIL-STD-188C, unless otherwise specified Symbol VOL VOH IOS IIH(ST) RI ITH+ ITH- VIL(ST) VIH(ST) I+ I- Characteristics Output Voltage LOW Output Voltage HIGH Output Short Circuit Current (Note 4) Input Current HIGH (Strobe) Input Resistance Positive Threshold Current Negative Threshold Current Input Voltage LOW (Strobe) Input Voltage HIGH (Strobe) Positive Supply Current Negative Supply Current Conditions = -13.2V, VI+ = 0.6V, IOL = -13.2V, VI+ = 0.6V, IOH = -10.8V, VI+ = -13.2V, VI+ -13.2V, -3.0V VI+ 3.0V VST = 2.4V VST = 5.5V Min Max Units V mA
+IN A and -IN B connected to ground, RA and RB connected to -IN A and -IN B and Hysteresis connected to V- for RS-232C, unless otherwise specified Symbol RI VI VTH+ VTH- Characteristics Input Resistance Input Voltage Positive Threshold Voltage Negative Threshold Voltage -3.0 Conditions VI -25V Min 3.0 -2.0 Max Units
Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation. Note 2: Unless otherwise specified Min/Max limits apply across the to +125°C temperature range. Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified. Note 4: Only one output at a time should be shorted. Note 5: Rating applies to ambient temperatures to +125°C. Above 125°C ambient, derate linearity at 120°C/W.
VCC ± 12V for MIL-STD-188C and = 25°C Symbol tPLH tPHL Characteristics Propagation Delay to High Level Propagation Delay to Low Level Conditions See Figure 1 See Figure 1 Min Max 250 Units nsFIGURE 1. Switching Time Test Circuit and Waveforms
|Some Part number from the same manufacture National Semiconductor Corporation|
|DS9636A DS9636A - RS-423 Dual Programmable Slew Rate Line Driver, Package: Cerdip, Pin Nb=8|
|DS9637A DS9637A - Dual Differential Line Receiver, Package: Soic Narrow, Pin Nb=8|
|DS9637ACMX DS9637A - Dual Differential Line Receiver, Package: Soic Narrow, Pin Nb=8|
|DS9638 DS9638 - RS-422 Dual High Speed Differential Line Driver, Package: Soic Narrow, Pin Nb=8|
|DS9638MJ/883 Rs-422 Dual High Speed Differential Line Driver|
|DS9639A Dual Differential Line Receiver|
|DS96F172C Eia-485/eia-422 Quad Differential Drivers|
|DS96F172CN Quad Differential Drivers|
|DS96F172M DS96F172M - EIA-485/EIA-422 Quad Differential Drivers, Package: Lcc, Pin Nb=20|
|DS96F172ME/883 Quad Differential Drivers|
|DS96F172MJ DS96F172M - EIA-485/EIA-422 Quad Differential Drivers, Package: Lcc, Pin Nb=20|
|DS96F172MW/883 Quad Differential Drivers|
|DS96F173C Quad Differential Receivers|
|DS96F173M DS96F175M - RS-485/RS-422 Quad Differential Receiver, Package: Lcc, Pin Nb=20|
|DS96F173ME/883 Quad Differential Receivers|
|DS96F173MJ DS96F175M - RS-485/RS-422 Quad Differential Receiver, Package: Lcc, Pin Nb=20|
|DS96F173MW/883 Quad Differential Receivers|
|DS96F174C DS96F172M - EIA-485/EIA-422 Quad Differential Drivers, Package: Lcc, Pin Nb=20|
54F377 : Military/Aerospace->FAST 54F377 - Octal D Flip-flop With Clock Enable, Package: Lcc, Pin Nb=20
DS90C363 : DS90C363 - +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-65 Mhz, Package: Tssop, Pin Nb=48
LM124AJ : LM124 - Low Power Quad Operational Amplifier, Package: Lcc, Pin Nb=20
LM2936M-3.3 : Positive Voltage->Fixed LM2936-3.3 - Ultra-low Quiescent Current 3.3V Regulator, Package: to 92, Pin Nb=3
LMC6061AM : LMC6061 - Precision CMOS Single Micropower Operational Amplifier, Package: Soic Narrow, Pin Nb=8
PAL18C6A : Progammable Array Logic Series 24 (PAL Series 24)
LMH7220MGX : High Speed Comparator with LVDS Output
LH4063CT : FAST AND Ultra FAST Buffer Amplifiers
COP8SGF040M3 : 8-bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and Usart
COP8SGR840L6 : 8-bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and Usart
74ACT11008 : CMOS/BiCMOS->AC/ACT Family. Quad 2-input And Gate. Inputs Are TTL-Voltage Compatible Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC TM (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Small-Outline (D), Plastic Thin Shrink Small-Outline (PW), and Standard Plastic 300-mil DIPs (N) Packages The 74ACT11008.
74F413 : Bipolar->F Family. 64x4 First-in First-out Buffer Memory With Parallel I/o.
74LVC2373A : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. Octal D-type Transparent Latch With 5-v Tolerant Inputs/outputs; Damping Resistor (3-state).
74LVCH2541A : 3.3V CMOS Octal Buffer/driver With 3-STATE Outputs, 5V Tolerant I/O, And Bus-hold.
CD40109B : CMOS/BiCMOS->4000 Family. CMOS Quad Low-to-high Voltage Level Shifter.
CD74FCT823AEN : D-Type (3-State) Flip-Flops. ti CD74FCT823A, Bicmos FCT Interface Logic 9-Bit Non-inverting D-type Flip-flops With 3-State Outputs.
DM54367 : Bipolar->TTL Family. Hex Tri-state Buffer/bus Driver. This device contains six independent gates each of which performs a non-inverting buffer function The outputs have the TRI-STATE feature When enabled the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability to permit the driving of bus lines without external resistors When disabled both the output.
DM74S112 : Bipolar->S Family. Dual Negative-edge-triggered J-k Flip-flop With Preset Clear And Complementary Outputs.
MC100EP16F : Line Receivers. / 5VECL Differential Receiver/Driver With Reduced Output Swing The is a differential receiver/driver. The device is functionally equivalent to the EP16 device with higher performance capabilities. With reduced output swings, rise/fall transition times are significantly faster than on the EP16. The EP16F is ideally suited for interfacing with high frequency.
MC74HC4002D : Dual 4-input NOR GATE. The MC74HC4002 is identical in pinout to the MC14002B and MC14002UB. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Output Drive Capability: 10 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 6 V Low Input Current: 1 µA High Noise Immunity.
PI74LVTC16244 : 3.3V 16-Bit Buffer/line Driver W/3-State Outputs. Advanced low power CMOS design for to 3.6V VCC operation Supports 5V input/output tolerance in mixed signal mode operation Function compatible with LVT family of products Balanced ±24mA output drive Typical VOLP (Output Ground Bounce) VCC=3.3V, TA=25°C Ioff and Power Up/Down 3-State support live insertion Latch-up performance exceeds 200mA Per JESD78.
SN54F175 : Quadruple D-type Flip-flops With Clear. Contain Four Flip-Flops With Double-Rail Outputs Buffered Clock and Direct Clear Inputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs These monolithic, positive-edge-triggered flipflops utilize.
SN74HC244MDWREP : Non-Inverting Buffers and Drivers. ti SN74HC244-EP, Military Enhanced Plastic Octal Buffers And Line Drivers With 3-State Outputs.
SN74LS597D : ti SN74LS597, Serial-out Shift Registers With Input Latches.
SN74LVCH16652ADGGR : Registered Transceivers. ti SN74LVCH16652A, 16-Bit Bus Transceiver And Register With 3-State Outputs.
W48S87 : Spread Spectrum 3 Dimm Desktop Clock. Outputs 4 CPU Clock to 83.3 MHz) 7 PCI 1 48-MHz for USB 1 24-MHz for Super I/O (3.3V) 2 REF (3.3V) 1 IOAPIC 3.3V) 12 SDRAM Serial data interface provides additional frequency selection, individual clock output disable, and other functions Smooth transition supports dynamic frequency assignment Frequency selection not affected during power down/up cycle.
74CBTLVD3861 : 10-bit Level-shifting Bus Switch With Output Enable The 74CBTLVD3861 is a 10-bit 3.3 V to 1.8 V level translating bus switch with one output enable (OE) input. When OE is LOW, the switch is closed and port A is connected to the B port. When OE is HIGH, the switch is disabled. To ensure the high-impedance OFF-state during power-up or power-down, OE should.
A3P030-2QNG68YI : FPGA, 768 CLBS, 30000 GATES, QCC68. s: System Gates: 30000 ; Logic Cells / Logic Blocks: 768 ; Package Type: QFP, Other, 8 X 8 MM, 0.90 MM HEIGHT, 0.40 MM PITCH, GREEN, QFP-68 ; Logic Family: CMOS ; Pins: 68 ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Supply Voltage: 1.5V.
74LV74DB,112 : LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14. s: Flip-Flop Type: D ; Triggering: Positive-edge Triggered ; Supply Voltage: 3.3V ; Output Characteristics: Complementary Output ; Propagation Delay: 33 ns ; fMAX: 48 MHz ; Operating Temperature: -40 to 125 C (-40 to 257 F) ; Package Type: PLASTIC, SSOP2-14,.