Details, datasheet, quote on part number: G1-200B-85-1.6
CategoryCommunication => Telephony => Voice Processors
DescriptionProcessor Series Low Power Integrated X86 Solution
CompanyNational Semiconductor Corporation
DatasheetDownload G1-200B-85-1.6 datasheet
Find where to buy


Features, Applications
GeodeTM GX1 Processor Series Low Power Integrated x86 Solution

The National Semiconductor® GeodeTM GX1 processor series is a line of integrated processors specifically designed to power information appliances for entertainment, education, and business. Serving the needs of consumers and business professionals alike, it's the perfect solution for IA (information appliance) applications such as thin clients, interactive set-top boxes, and personal internet access devices. The Geode GX1 processor series is divided into three main categories as defined by the core operating voltage. Available with core voltages 2.0V, 1.8V, and 1.6V, it offers extremely low typical power consumption (1.2W, 1.0W, and 0.8W, respectively) leading to longer battery life and enabling small form-factor, fanless designs. Typical power consumption is defined as an average, measured running Microsoft Windows at 80% Active Idle (Suspend-on-Halt) with a display resolution of 800x600x8 bpp at 75 Hz.

INTR Core Clocks X-Bus Clocks x86 Compatible Core INT/NMI TLB Integer Unit FP_Error Interrupt Control IRQ13 SMI#

Core Acknowledge X-Bus Suspend X-Bus Acknowledge X-Bus (32) Arbiter X-Bus Controller
Display Controller Compression Buffer Palette RAM Timing Generator

National Semiconductor and Virtual System Architecture are registered trademarks of National Semiconductor Corporation. Geode, WebPAD, and VSA, are trademarks of National Semiconductor Corporation. For a complete listing of National Semiconductor trademarks, please visit

While the x86 core provides maximum compatibility with the vast amount of Internet content available, the intelligent integration of several other functions, such as audio and graphics, offers a true system-level multimedia solution. The Geode GX1 processor core is a proven x86 design that offers competitive performance. It contains integer and floating point execution units based on sixth-generation technology. The integer core contains a single, five-stage execution pipeline and offers advanced features such as operand forwarding, branch target buffers, and extensive write buffering. Accesses to the 16 KB write-back L1 cache are dynamically reordered to eliminate pipeline stalls when fetching operands. In addition to the advanced CPU features, the GX1 processor integrates a host of functions typically implemented with external components. A full function graphics accelerator contains a VGA (video graphics array) controller, bitBLT engine, and a ROP (raster operations) unit for complete GUI (Graphical User Interface) acceleration under most operating systems. A display controller contains additional video buffering to enable >30 fps MPEG1 playback and video overlay when used with a National Semiconductor Geode I/O or graphics companion chip (e.g., or CS9211). Graphics and system memory accesses are supported by a tightly coupled SDRAM controller which eliminates the need for an external L2 cache. A PCI host controller supports up to three bus masters for additional connectivity and multimedia capabilities. The GX1 processor also incorporates Virtual System Architecture® (VSATM) technology. VSA technology enables the XpressGRAPHICS and XpressAUDIO subsystems. Software handlers are available that provide full compatibility for industry standard VGA and 16-bit audio functions that are transparent at the operating system level. Together the National Semiconductor I/O companion and GX1 processor Geode devices provide a scalable, flexible, low-power, system-level solution well suited for a wide array of information appliances ranging from hand-held personal information access devices to digital set-top boxes and thin clients.


Packaging: 352-Terminal Ball Grid Array (BGA) or 320-Pin Staggered Pin Grid Array (SPGA) 0.18-micron four layer metal CMOS process Split rail design: Available or 2.0V core 3.3V I/O interface Fully static design Low Typical Power Consumption: @ 1.6V/200 MHz @ 2.0V/300 MHz Typical power consumption is defined as an average, measured running Windows at 80% Active Idle (Suspend-on-Halt) with a display resolution of 800x600x8 bpp @ 75 Hz.

Speeds offered to 300 MHz Unified Memory Architecture Frame buffer and video memory reside in main memory Minimizes PCB (Printed Circuit Board) area requirements Reduces system cost Compatible with multiple Geode I/O companion devices provided by National Semiconductor

Supports Intel's MMX instruction set extension for the acceleration of multimedia applications 16 KB unified L1 cache Six-stage pipelined integer unit Integrated Floating Point Unit (FPU) Memory Management Unit (MMU) adheres to standard paging mechanisms and optimizes code fetch performance: Load-store reordering gives priority to memory reads Memory-read bypassing eliminates unnecessary or redundant memory reads Re-entrant System Management Mode (SMM) enhanced for VSA technology

Supports a wide variety of standards: APM (Advanced Power Management) for Legacy power management ACPI (Advanced Configuration and Power Interface) for Windows power management ­ Direct support for all standard processor (C0-C4) states OnNOW design initiative compliant Supports a wide variety of hardware and software controlled modes: Active Idle (core-only stopped, display active) Standby (core and all integrated functions halted) Sleep (core and integrated functions halted and all external clocks stopped) Suspend Modulation (automatic throttling of CPU core via Geode I/O or graphics companion chip) ­ Programmable duty cycle for optimal performance/ thermal balancing Several dedicated and programmable wake-up events (via Geode I/O or graphics companion chip)

Accelerates BitBLTs, line draw, text: Bresenham vector engine Supports all 256 Raster Operations (ROPs) Supports transparent BLTs and page flipping for Microsoft's DirectDraw Runs at core clock frequency Full VGA and VESA mode support Special "driver level" instructions utilize internal scratchpad for enhanced performance

Display Compression Technology (DCT) architecture greatly reduces memory bandwidth consumption of display refresh Supports a separate video buffer and data path to enable video acceleration in Geode I/O and graphics companion chips Internal palette RAM for gamma correction Direct interface to Geode I/O and graphics companion chips for CRT and TFT flat panel support eliminates the need for an external RAMDAC Hardware cursor Supports to 1280x1024x8 bpp and 1024x768x16 bpp

Several arbitration schemes supported Directly supports up to three PCI bus masters, more with external logic Synchronous to CPU core Allows external PCI master accesses to main memory concurrent with CPU accesses to L1 cache

SDRAM interface tightly coupled to CPU core and graphics subsystem for maximum efficiency 64-Bit wide memory bus Support for: Two 168-pin unbuffered DIMMs to 16 simultaneously open banks 16-byte reads (burst length of two) 512 MB total memory supported

Innovative architecture allowing OS independent (software) virtualization of hardware functions Provides XpressGRAPHICS subsystem: High performance legacy VGA core compatibility The GUI acceleration is pure hardware.

Provides 16-bit XpressAUDIO subsystem: 16-bit stereo FM synthesis OPL3 emulation Supports MPU-401 MIDI interface Hardware assist provided via Geode I/O companion chip Additional hardware functions can be supported as needed

Microsoft's Windows 2000, Windows 95, Windows 98, and Windows NT in non PC applications; along with Windows CE and Windows NTE WindRiver System's VxWorks QNX Software Systems' QNX Linux


Some Part number from the same manufacture National Semiconductor Corporation
G1-200P-85-1.6 Processor Series Low Power Integrated X86 Solution
GD54LS08 54LS08 - Quad 2-Input And Gate, Package: Lcc, Pin Nb=20
GD54LS161A DM54LS161A - Synchronous 4-Bit Binary Counter With Asynchronous Clear, Package: Cerdip, Pin Nb=16
GD54LS175 DM54LS175 - Quad D Flip-flop With Clear And Complementary Outputs, Package: Cerpack, Pin Nb=16
GD54LS32 DM54LS32 - Quad 2-Input OR GATE, Package: Lcc, Pin Nb=20
GEODEGXLVPROCESSORSeries Low Power Integrated X86 Solution
GEODEGXMPROCESSOR Integrated X86 Solution With Mmx(tm) Support
GL-166B-85-2.2 Geode Processor Series Low Power Integrated X86 Solutions
GM-180B-70 Geode Processor Integrated X86 Solution With MMX Support
GS9000 CLC011 - Serial Digital Video Decoder, Package: Plcc, Pin Nb=28
GX1 Geode Processor Series Low Power Integrated X86 Solution
GX9533 CLC018 - 8 X 8 Digital Crosspoint Switch, 1.485 Gbps, Package: Pqfp, Pin Nb=64

5962-9687901QEA : Simple Switcher Power Converter 150 KHZ 1A Step-down Voltage Regulator

LM122H : Precision Timers

LM4875MM : 750mW Audio Power Amplifier With DC Volume Control And Headphone Switch

LM4879MM : 1.1 Watt Audio Power Amplifier

LM809M3X-4.00 : Supervisory Function LM809 - 3-Pin Microprocessor Reset Circuits, Package: Llp, Pin Nb=6

LMH6682MA : LMH6682 - 190MHz Single Supply, Dual And Triple Operational Amplifiers, Package: Soic Narrow, Pin Nb=8

LM3704YBBPX-308 : Microprocessor Supervisory Circuits with Power Fail Input, Low Line Output and Manual Reset

PAL14X2ANC : Progammable Array Logic Series 24 (PAL Series 24)

LM4919MM : 1.5v, Mono 85mW BTL Output, 14mW Stereo Headphone Audio Amplifier

COP8SGA8DIE3 : 8-bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and Usart

PAL16X1AM : Progammable Array Logic Series 24 (PAL Series 24)

Same catergory

DP83256VF : Playera+ Device ( Fddi Physical Layer Controller ). 56-AP 57 PLAYER a Device (FDDI Physical Layer Controller) 56-AP 57 PLAYER a TM Device (FDDI Physical Layer Controller) The 56-AP 57 Enhanced Physical Layer Controller (PLAYER a device) implements one complete Physical Layer (PHY) entity as defined by the Fiber Distributed Data Interface (FDDI) ANSI X3T9 5 standard The PLAYER a device integrates state.

EM84110 : Cordless Mouse Encoder.

HC4P5509A1R3060 : Slic Subscriber Line Interface Circuit. The HC4P5509A1R3060 telephone Subscriber Line Interface Circuit integrates most of the BORSCHT functions on a monolithic IC. The device is manufactured in a Dielectric Isolation (DI) process and is designed for use as a high voltage interface between the traditional telephone subscriber pair (Tip and Ring) and the low voltage filtering and coding/decoding.

I1800 : Voice Record/Playback. Single-Chip, Single-message Voice Record/playback Device 6- to 16-Second Durations.

IMP68C681 : DUART: Phillilps Compatible. The Epic Ei88C681/Ei68C681 DUART Dual Universal Asynchronous Receiver and Transmitter is a data communication device that provides two fully independent full duplex asynchronous communication channels in a single package. The DUART is designed for use in microprocessor based systems and may be used in a polled or interrupt driven environment. Two basic.

LM566C : Voltage Controlled Oscillator (discontinued). The is a general purpose voltage controlled oscillator which may be used to generate square and triangular waves the frequency of which is a very linear function of a control voltage The frequency is also a function of an external resistor and capacitor The LM566CN is specified for operation over the 70 C temperature range High temperature stability.

LNR304712 : Led Line Light Source. Absolute Maximum Ratings (Ta = 25°C) Item Symbol Supply Voltage VCC VR Reverse Voltage P Power Consumption Operating Ambient Temperature Topr Tstg Storage Temperature Recommendable Operating Conditions Item Supply Voltage Operating Ambient Temperature Symbol VCC Topr Electro-Optical Characteristics (Ta = 25°C) Item Symbol Condition Supply Voltage VCC 24.0.

LUCL9312AP-D : Line Interface And Line Access Circuit Forward Battery Slic And Ringing Relay For Tr-57 Applications.

MAX894L : Dual, Current-Limited, High-side P-channel Switches With Thermal Shutdown.

MSM6996H : Single Chip Codec. This version: Aug. 1998 MSM6996H/6996V/6997H/6997V/6998/6999 Previous version: Nov. 1996 The MSM6996H/MSM6996V/MSM6997H/MSM6997V/MSM6998/MSM6999 are a single-channel CODEC CMOS ICs containing filters for A/D and D/A converting of the voice signal ranging from to 3400 Hz. Compliance with ITU-T companding Law MSM6996H/MSM6996V/MSM6998 : A-law MSM6997H/MSM6997V/MSM6999.

PCI4450 : PC Card And Ohci Controller. 1.1 Compliant ACPI 1.0 Compliant PCI Local Bus Revision 2.1/2.2 Compliant PC 98/99 Compliant with the PCI Bus Interface for PCI-to-CardBus Bridges Fully Compliant with the PCI Bus Power Management for PCI to CardBus Bridges Ultra Zoomed Video Zoomed Video Auto-Detect Advanced filtering on Card Detect Lines Provide 90 Microseconds of Noise Immunity.

UPD22100 : Crosspoint Switch With Control Memory CMOS ic. CROSSPOINT SWITCH WITH CONTROL MEMORY CMOS IC The µPD22100 consists of 16 crosspoint switches organized in 4 rows and 4 columns, and the µPD22148 consists of 32 crosspoint switches organized in 4 row and 8 columns. Any of the or 32 switches can be selected by applying appropriate address. The selected crosspoint turns on if during strobe and data In are high.

XRT85L61 : Bits Clock Extractor. BITS (BUILDING INTEGRATED TIMING SUPPLY) CLOCK EXTRACTOR Supports 75 and 100 (T1) applications. The is an integrated T1, 64KHz Centralized Clock interface for or 120 applications. The XRT85L61 extracts either or 1544 kHz clock signals from E1 (2.048 MHz), T1 (1.544 Mhz) inputs respectively or 64 KHz, 400 Hz clock signals from the 64kHz reference clock.

ZL30138 : OC-192/STM-64 SONET/SDH/10GbE Stratum 2/3/3E System Synchronizer/SETS The ZL30138 SONET/SDH/Ethernet Stratum 2/3E/3 System Synchronizer and SETS device is a highly integrated device that provides all of the functionality that is required for a central timing card in carrier grade network equipment..

0-C     D-L     M-R     S-Z