Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:UPD16877MA-6A5
 
 
Part:UPD16877MA-6A5
Category:Power Management
Description:Monolithic Quad H-bridge Driver Circuit
Company:NEC Electronics Inc.
Datasheet:Download UPD16877MA-6A5 datasheet   File size : 76 kB
Request For quote:  Find where to buy UPD16877MA-6A5
 



Datasheet text preview:
DATA SHEET
MOS INTEGRATED CIRCUIT
µPD16877
MONOLITHIC QUAD H-BRIDGE DRIVER CIRCUIT
DESCRIPTION
The µPD16877 is monolithic quad H-bridge driver LSI which uses power MOSFETs in the output stages. By using the MOS process, this driver IC has substantially improved saturation voltage and power consumption as compared with conventional driver circuits using bipolar transistors. By eliminating the charge pump circuit, the current during power-OFF is drastically decreased. In addition, a low-voltage malfunction prevention circuit is also provided that prevents the IC from malfunctioning when the supply voltage drops. As the package, a 24-pin plastic TSSOP is adopted to enable the creation of compact, slim application sets. This driver IC can drive two stepping motor at the same time, and is ideal for driving stepping motors in the lens of a camcorder.
FEATURES
Four H bridge circuits employing power MOSFETs Low current consumption by eliminating charge pump VM pin current when power-OFF: 10 µA MAX. VDD pin current: 10 µA MAX. Input logic frequency: 100 kHz 3-V power supply Minimum operating supply voltage: 2.5 V Low voltage malfunction prevention circuit 24-pin plastic TSSOP (5.72 mm (225))
ORDERING INFORMATION
Part Number Package 24-pin plastic TSSOP (5.72 mm (225))
µPD16877MA-6A5
The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.
Document No. S13964EJ1V0DS00 (1st edition) Date Published March 2000 N CP(K) Printed in Japan
©
2000
µPD16877
ABSOLUTE MAXIMUM RATINGS (TA = 25°C) °
When mounted on a glass epoxy board (10 cm × 10 cm × 1 mm, 15% copper foil)
Parameter Control block supply voltage Output block supply voltage Input voltage Output terminal voltage Output current ID(pulse) Power consumption Peak junction temperature Storage temperature range PT TCH(MAX) Tstg Symbol VDD VM VIN VOUT ID(DC) DC PW 10 ms, Duty 5% Condition Rating -0.5 to +6.0 -0.5 to +6.0 -0.5 to VDD + 0.5 6.2 ±0.3 ±0.7 0.7 150 -55 to +150 Unit V V V V A/c h A/c h W °C °C
RECOMMENDED OPERATING CONDITIONS
When mounted on a glass epoxy board (10 cm × 10 cm × 1 mm, 15% copper foil)
Parameter Control block supply voltage Output block supply voltage Output current Operating frequency Operating temperature range Peak junction temperature Symbol VDD VM ID(DC) f IN TA TCH(MAX) DC IN, EN terminal -10 Condition MIN. 2.5 2.7 -0.2 TYP. MA X . 5.5 5.5 +0.2 100 85 125 Unit V V A kHz °C °C
CHARACTERISTICS (Unless otherwise specified, VDD = VM = 3 V, TA = 25°C) °
Parameter Off state VM pin current VDD pin current High level input current Low level input current Input pull down resistance High level input voltage Low level input voltage H-bridge ON resistance Symbol IM(OFF) IDD IIH IIL RIND VIH VIL RON 2.5 V VDD 5.5 V 2.5 V VM, VDD 5.5 V Upper + lower VM = 5 V -10°C TA +85°C VM = 3 V -10°C TA +85°C 0.8 Condition All control terminal: L level All control terminal: L level VIN = VDD VIN = 0 V -1.0 50 0.7 × VDD -3.0 200 VDD+0.3 0.3 × VDD 3.0 MIN. TYP. MA X . 10 10 0.06 Unit
µA µA
mA
µA
k V V V
VDDS1 Low voltage malfunction prevention circuit operating voltage VDDS2 H bridge output turn-on time H bridge output turn-off time H bridge output rise time H bridge output fall time tONH tOFFH tr tf
2.5
0.65 0.7
2.5 20 0.5 1.0 200
V
µs µs µs
ns
RM = 20 Figure 1
0.2 0.1 0.4 70
2
Data Sheet S13964EJ1V0DS00
µPD16877
Figure 1. Switching time condition
100% 50% VIN 0% tONH tOFFH 100% 90% 50% ID 0% tf 10% -10% -50% -90% tr -100% -50% -90% tf 50% 10% -10% tr The current flowing in the direction from OUT_A to OUT_B is assumed to be (+). tONH tOFFH 100% 90% 50%
FUNCTION TABLE
Channel 1
EN1 H H L L IN1 L H L H OUT1A H L Z Z OUT1B L H Z Z
Channel 2
EN2 H H L L IN2 L H L H OUT2A H L Z Z OUT2B L H Z Z
Channel 3
EN3 H H L L IN3 L H L H OUT3A H L Z Z OUT3B L H Z Z
Channel 4
EN4 H H L L IN4 L H L H OUT4A H L Z Z OUT4B L H Z Z
H: High-level, L: Low-level, Z: High impedance
Data Sheet S13964EJ1V0DS00
3