|
Details, datasheet, quote on part number:UPD784031YGC-3B9
| |
Datasheet text preview:
PRELIMINARY PRODUCT INFORMATION
MOS INTEGRATED CIRCUIT
µPD784031Y
16/8-BIT SINGLE-CHIP MICROCONTROLLERS
The µPD784031Y is based on the µPD784031 with an I2C bus control function appended, and is ideal for applications in audio-visual. The µPD784031Y is a ROM-less version of µPD784035Y and 784036Y. The functions are explained in detail in the following User's Manual. Be sure to read this manual when designing your system. µ PD784038, 784038Y Subseries User's Manual - Hardware: To be released soon 78K/IV Series User's Manual - Instruction: U10905E
FEATURES
78K/IV series Pin-compatible with µPD78234 subseries, µPD784026 subseries, and µPD784038 subseries M i n i m u m instruction execution time: 125 ns (@ 32-MHz operation) I/O ports: 46 Serial interface: 3 channels UART/IOE (3-wire serial I/O): 2 channels CSI (3-wire serial I/O, 2-wire serial I/O, I C bus): 1 channel
2
Timer/counter: 16-bit Timer/counter x 3 units 16-bit Timer x 1 unit PWM output: 2 outputs Standby function HALT/STOP/IDLE mode Clock division function Watchdog timer: 1 channel A/D converter: 8-bit resolution x 8 channels D/A converter: 8-bit resolution x 2 channels Supply voltage: VDD = 2.7 to 5.5 V
APPLICATION FIELDS
Cellular phones, cordless phones, audio-visual systems, etc.
The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production. Document No. U11504EJ1V0PM00 (1st edition) Date Published July 1996 P Printed in Japan
©
1996
µPD784031Y
ORDERING INFORMATION
Part Number Package Internal ROM (Bytes) Internal RAM (Bytes)
µ PD784031YGC-3B9 µ PD784031YGK-BE9
80-pin plastic QFP (14 × 14 mm) 80-pin plastic TQFP (fine pitch) (12 × 12 mm)
None None
2048 2048
78K/IV Series Product Development
: Under mass production : Under development µPD784038Y subseries : Being planned I2C bus supporting models µPD784038 subseries
Standard models
80 pins, 8-bit A/D, 8-bit D/A ROM : 48K/64K/96K/128K
µPD784026 subseries 80 pins, 8-bit A/D, 8-bit D/A ROM : none/48K/64K
µPD784216Y subseries I2C bus supporting models µPD784216 subseries 100 pins, 8-bit A/D, 8-bit D/A ROM : 96K/128K
µPD784054 80 pins, 10-bit A/D, ROM : 32K µPD784046 subseries subsets µPD784046 subseries
ASSP models
80 pins, 10-bit A/D, ROM : 32K/64K
µPD784915 subseries VCR servo, 100 pins, analog amplifier ROM : 48K/62K
2
µ PD784031Y
FUNCTIONS
Item Number of basic instructions (mnemonics) General-purpose register Minimum instruction execution time Internal memory Memory space I/O port Total Input I/O Output Pins with ancillary f u n c t i o nNote ROM RAM 113 8 bits x 16 registers x 8 banks, or 16 bits x 8 registers x 8 banks (memory mapping) 125 ns/250 ns/500 ns/1000 ns (at 32 MHz) None 2048 Bytes 1 MBytes with program and data spaces combined 46 8 34 4 Function
Pins with pull- 32 up resistor LEDs direct drive output Transistor direct drive 8 8 4 bits x 2, or 8 bits x 1 Timer/counter 0: Timer register x 1 Capture register x 1 Compare register x 2 (16 bits) Timer/counter 1: Timer register x 1 Capture register x 1 (8/16 bits) Capture/compare register x 1 Compare register x 1 Timer/counter 2: Timer register x 1 Capture register x 1 (8/16 bits) Capture/compare register x 1 Compare register x 1 Timer 3: (8/16 bits) Timer register x 1 Compare register x 1 Pulse output · Toggle output · PWM/PPG output · One-shot pulse output Pulse output · Real-time output (4 bits x 2)
Real-time output port Timer/counter
Pulse output · Toggle output · PWM/PPG output
PWM output Serial interface A/D converter D/A converter Watchdog timer Standby Interrupt Source Software Non-maskable Maskable
12-bit resolution x 2 channels UART/IOE (3-wire serial I/O) : 2 channels (on-chip baud rate generator) CSI (3-wire serial I/O, 2-wire serial I/O, I 2C bus) : 1 channel 8-bit resolution x 8 channels 8-bit resolution x 2 channels 1 channel HALT/STOP/IDLE mode 24 (internal: 17, external: 7 (variable sampling clock input: 1)) + BRK instruction BRK instruction Internal: 1, external: 1 Internal: 16, external: 6 · 4 programmable priority levels · 3 processing styles: vectored interrupt/macro service/context switching
Supply voltage Package
VDD = 2.7 to 5.5 V 80-pin plastic QFP (14 x 14 mm) 80-pin plastic TQFP (fine pitch) (12 x 12 mm)
Note The pins with ancillary function are included in the I/O pins.
3
|
|
