Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:NOV2431
 
 
Part:NOV2431
Description:OC-48/STM-16 Channelized Atm/pos 2.5 GBPS Physical Layer ic
Company:Novanet Semiconductor
Datasheet:Download NOV2431 datasheet   File size : 227 kB
Request For quote:  Find where to buy NOV2431
 



Datasheet text preview:
network
access
products
OptiPHYTM-F2.5 G OC-48/STM-16 ATM/POS PHY
CX29720
OC-48/STM-16 Channelized ATM/POS 2.5 Gbps Physical Layer IC
The CX29720 device is a highly integrated IC providing full-duplex mapping functions of ATM cells, ATM frames and PPP packets for either concatenated or channelized OC-48/STM-16 SONET/SDH payloads with on-chip clock and data recovery and clock synthesis.
SONET/SDH Processing
The device supports both concatenated and channelized traffic with logical channel combinations of STS-48c, STS-12c, STS-3c, and STS-1 with as many as 48 STS-1 SONET/SDH channels. In the transmit path, this device generates all section and line overhead bytes, in addition to implementing framing, scrambling and alarm indication functions. Full path overhead bytes generation is implemented per channel. On the receive path, all framing, descrambling and alarm detection are performed. Full path overhead bytes analyzing and pointer interpretations are implemented on each channel. A serial interface provides insertion/extraction of order-wire and section/line DCC bytes.
Distinguishing Features
· Supports SONET OC-48 and SDH STM-16 line interfaces · Embedded serializer/deserializer and CDR · Supports concatenated OC-48 and channelization down to OC-12c, OC-3c, and STS-1 · Supports UTOPIA Level 3 and POS-PHY Level 3 system interfaces · Low Power CMOS 0.18 micron with 1.8V core, 3.3V I/O
ATM Cell Processing
For ATM cell processing, the device performs all cell encapsulation, HEC calculation, cell delineation, payload scrambling/descrambling and idle cell insertion/filtering per channel. Data is exchanged with a higher-layer device using a UTOPIA Level 3 interface (with extended functionality for frame support).
POS Processing
In POS mode, the device performs all HDLC framing, scrambling/descrambling, interframe fills, FIFO management and stuffing/destuffing operations per channel. Data is exchanged with higher-layer devices using a POS-PHY Level 3 interface.
features
and
specifications
Line Interface
The device includes on-chip clock and data recovery for 2.488 Gbps line rates. This clock and data recovery block also implements the serialize/deserialize functions. On the receive path, after recovery of the data and its associated clock, the data is sent to the SONET/SDH framer via a parallel bus.
Higher-Layer Interface
The device supports several interfaces to higher-layer devices. The component supports a UTOPIA Level 3 interface (for ATM cells or frames) and POS-PHY interface for PPP packets in POS mode and for the mixture of channels of ATM cells and PPP packets.
and
and
Product Features
· Fully integrated clock and data recovery module supporting a 2.488 Gbps data stream · STS-48 data stream supports either concatenated or channelized processing with mapping functions for ATM cells, ATM frames (FB-ATM) or PPP packets into SONET/SDH payloads · Supports channelized traffic with logical channel combinations of STS-12c, STS-3c and STS-1 with as
many as 48 STS-1 SONET/SDH payloads · Full processing of SONET/SDH section, line and channel path overhead bytes with order-wire and DCC overhead interface in receive (Rx) and transmit (Tx) paths · APS port to be used between two companion devices · Access to all SONET/SDH overhead bytes (including channel path overhead bytes) via a microprocessor port
· UTOPIA Level 3 (with packet support) and POS-PHY Level 3 interface to higher-layer devices enables the mixture of up to 48 ATM/PPP channels simultaneously · Optional SONET/SDH frame scrambling/descrambling operation (1+X6+X7) · Optional self-synchronous ATM cell/frame HDLC packet scrambler (X43+1) · Standard IEEE 1149.1 JTAG port
· Complies with ITU-G.958 and Bellcore GR-253 jitter criteria · Complies with SONET/SDH standards (Bellcore GR-253, ITU-G.707 and ANSI T1.105) · 1.8V core, 3.3V input/output
Applications
· ATM and FB-ATM switches · Switches and routers with POS line-card support
www.conexant.com General Information: U.S. and Canada: (800) 854-8099 International: (949) 483-6996 Headquarters - Newport Beach 4311 Jamboree Rd, P O. Box C . Newport Beach, CA 92660-3007 0 0-1491 #101315A