Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:NT6828K
 
 
Part:NT6828K
Category:Multimedia => Video => Controllers => IIC Bus Controlled On-Screen Display
Description:Iic Bus Controlled On-screen Display
Company:Novatek Microelectronics Corp.
Datasheet:Download NT6828K datasheet   File size : 1891 kB
Request For quote:  Find where to buy NT6828K
 



Datasheet text preview:
NT6828
I2C Bus Controlled On-Screen Display
Features
T T T T T T T T
I2C Bus Interface with Slave Address $7A (Receiver Only) Horizontal Frequency Range: 30KHz ~ 120KHz Flexible Display Resolution: up to 1524 dots per row Internal PLL Generating a Stable and Wide-Ranged System Clock (92.2 MHz) OSD Screen Comprising of Character Arrays of 15 Rows by 30 Columns 12 X 18 Dot Matrix Per Character Total of 256 Fonts Including 248 ROM Fonts and 8 RAM Fonts Programmable Vertical and Horizontal Position Adjustm ent for OSD Display Position
T T T T T T T T T
8-Color Selection for Each Character and 8-Color Control on Each Row with Overlapped by Windows Character Blinking, Shadowing & Bordering Display Effects Double Character Height and Width for Each Row Programmable Height of Characters Display Row To Row Spacing Control Four Overlapping and Programmable Windows with 8Color Control Hsync & Vsync Input Polarity Selectable 8 Channels PWM DAC with 8 bits resolution & OpenDrain Output Structure 16 DIP and 24 Skinny DIP packages
General Description
NT6828 is designed for displaying symbols and characters onto a CRT monitor. Its operation is controlled by the micro-controller with I2C bus interface. By sending the proper data and commands to NT6828, it can carry out the full screen display automatically while the time base is generated by the on-chip PLL circuit. There are many functions provided on this chip to fully support num erous user applications. These functions are: adjustm ent of OSD windows position, built-in ROM & RAM fonts, variable character height with row-to-row spacing adjustment, 8 color selections for each character, double height/width controls for each row, four available overlapping windows with color & size controls, as well as other I/O interfaces to compliment an external video chipset. NT6828 provides eight optional PWM channels with 8-bit resolution for external digital to analog control.
Pin Configurations
2 4 Skinny DIP 1 6 DIP AGND AGND VCO RP AVCC HFLB N.C. SDA SCL 1 2 16 15 DGND R G B FBKG PWM/HFTON VFLB DVCC VCO RP A V DD HFLB N.C. SDA SCL PWM0 PWM1 PWM2 PWM3 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 DGND R G B FBKG PWM/HFTON VFLB DVCC PWM7 PWM6 PWM5 PWM4
NT6828
3 4 5 6 7 8
14 13 12 11 10 9
NT6828K
20 19 18 17 16 15 14 13
1
V2.1
NT6828
Block Diagram
SCL SDA
I2 C BUS
RE CEIVER
BUS CONTROL BUFFER
ROM/RAM FONT 12 * 18
DISPLAY EFFECT
VPO L
R/G/B
VERTICAL CONTROL
VFLB HFLB
VSYNC HSYNC
HPOL
DISPLAY MEMORY
OUTPUT CONTROL
FBKG PWM / HFTON
CONTOL REG. TIMING GENERATOR
POWER ON LOW VOLTAGE RESET
COLOR CONTROL
RP VCO
PLL CIRCUIT
TEST CIRCUIT
HORIZONTAL CONTROL
PWM Channel POWER SYSTEM DVCC AGND AVCC DGND
PWM0-7
2
NT6828
Pin Description
Pin No. 16 Pin 1 2 3 24 Pin 1 2 3 Designation AGND VCO RP I/O/P/R P Analog Ground Voltage I/P to Control Oscillator Bias Resistor. (To be used as a bias internal VCO to resonate at the specific range of pixel clock) Analog Power Supply (5V Typ.) Horizontal Fly-back Input (Schmitt Trigger Buffer) SDA Pin Of I2C Bus (Schmitt Trigger Buffer) with internal 100K ohm pulled-high resistance SCL Pin Of I2C Bus (Schmitt Trigger Buffer) with internal 100K ohm pulled-high resistance 5V PWM Channel 0. Open-drain output structure 5V PWM Channel 1. Open-drain output structure 5V PWM Channel 2. Open-drain output structure 5V PWM Channel 3. Open-drain output structure 5V PWM Channel 4. Open-drain output structure 5V PWM Channel 5. Open-drain output structure 5V PWM Channel 6. Open-drain output structure 5V PWM Channel 7. Open-drain output structure Digital Power Supply (5V Typ.) Vertical Fly-back Input (Schmitt Trigger Buffer) PW M output or gain controlled of R,G,B channels. Description
4 5 6 7
4 5 6 7
AVCC HFLB N.C. SDA
P I I
8
8
SCL
I
9 10 11 12 12 14 15 16 9 10 11 17 18 19
PW M0 PW M1 PW M2 PW M3 PW M4 PW M5 PW M6 PW M7 DVCC VFLB PW M/ HFTON FBKG
O O O O O O O O P I O
12
20
O
Fast Blanking Output. (To be used as switching signal for the R,G,B OSD video signals.) Blue Color Output with Push-Pull Output Structure Green Color Output with Push-Pull Output Structure Red Color Output with Push-Pull Output Structure Digital Ground
13 14 15 16
21 22 23 24
B G R DGND
O O O P
3