|
|
Part: 74VCXH16374
Category:
Logic
-> Flip-Flops
-> CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage
Description: Low-voltage 1.8/2.5/3.3v 16-bit D-type Flip-flop With 3.6v-tolerant Inputs And Outputs (3-state, Non-inverting)
Company: ON Semiconductor
Datasheet: Download 74VCXH16374 datasheet File size : 110 kB
Request For quote: Find where to buy 74VCXH16374
Datasheet text preview:
74VCXH16374 Low-Voltage 1.8/2.5/3.3V 16-Bit D-Type Flip-Flop
With 3.6VTolerant Inputs and Outputs (3State, NonInverting)
The 74VCXH16374 is an advanced performance, noninverting 16bit Dtype flipflop. It is designed for very highspeed, very l o w p o w e r operation in 1.8V, 2.5V or 3.3V systems. The V C X H 1 6 3 7 4 is byte controlled, with each byte functioning identically, but independently. Each byte has separate Output Enable and Clock Pulse inputs. These control pins can be tied together for full 16bit operation. When operating at 2.5V (or 1.8V) the part is designed to tolerate voltages it may encounter on either inputs or outputs when interfacing to 3.3V busses. It is guaranteed to be overvoltage tolerant to 3.6V. The 74VCXH16374 consists of 16 edgetriggered flipflops with individual Dtype inputs and 3.6Vtolerant 3state outputs. The clocks (CPn) and Output Enables (OEn) are common to all flipflops within the respective byte. The flipflops will store the state of individual D inputs that meet the setup and hold time requirements on the LOWtoHIGH Clock (CP) transition. With the OE LOW, the contents of the flipflops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. The OE input level does not affect the operation of the flipflops. The data inputs include active bushold circuitry, eliminating the need for external pullup resistors to hold unused or floating inputs at a valid logic state.
http://onsemi.com MARKING DIAGRAM
48
48
74VCXH16374DT
1
AWLYYWW
TSSOP48 DT SUFFIX CASE 1201 A WL YY WW
1 = Assembly Location = Wafer Lot = Year = Work Week
PIN NAMES
Pins OEn CPn D0D15 O0O15 Function Output Enable Inputs Clock Pulse Inputs Inputs Outputs
· Designed for Low Voltage Operation: VCC = 1.653.6V · 3.6V Tolerant Inputs and Outputs · High Speed Operation: 3.0ns max for 3.0 to 3.6V · · · · · · ·
3.9ns max for 2.3 to 2.7V 7.8ns max for 1.65 to 1.95V Static Drive: ±24mA Drive at 3.0V ±18mA Drive at 2.3V ±6mA Drive at 1.65V Supports Live Insertion and Withdrawal Includes Active Bushold to Hold Unused or Floating Inputs at a Valid Logic State IOFF Specification Guarantees High Impedance When VCC = 0V Near Zero Static Supply Current in All Three Logic States (20µA) Substantially Reduces System Power Requirements Latchup Performance Exceeds ±250mA @ 125°C ESD Performance: Human Body Model >2000V; Machine Model >200V
ORDERING INFORMATION
Device 74VCXH16374DT 74VCXH16374DTR Package TSSOP TSSOP Shipping 39 / Rail 2500 / Reel
NOTE: To ensure the outputs activate in the 3state condition, the output enable pins should be connected to VCC through a pullup resistor. The value of the resistor is determined by the current sinking capability of the output connected to the OE pin.
© Semiconductor Components Industries, LLC, 2001
1
January, 2001 Rev. 1
Publication Order Number: 74VCXH16374/D
74VCXH16374
OE1 1 O0 2 O1 3 GND 4 O2 5 O3 6 VCC 7 O4 8 O5 9 GND 10 O6 11 O7 12 O8 13 O9 14 GND 15 O10 16 O11 17 VCC 18 O12 19 O13 20 GND 21 O14 22 O15 23 OE2 24 48 CP1 47 D0 46 D1 45 GND 44 D2 43 D3 42 VCC 41 D4 40 D5 39 GND 38 D6 37 D7 36 D8 35 D9 34 GND 33 D10 32 D11 31 VCC 30 D12 29 D13 28 GND 27 D14 26 D15 25 CP2 D7 37 D6 38 D5 40 D4 41 D3 43 nCP D nCP D nCP D nCP D nCP D Q D2 44 nCP D Q 5 O2 D10 33 nCP D nCP D nCP D nCP D nCP D nCP D Q 16 O10 D1 D0 OE1 CP1 1 48 47 nCP D nCP D Q 2 O0 OE2 CP2 D8 24 25 36 nCP D nCP D Q 13 O8
46
Q
3
O1
D9
35
Q
14
O9
6
O3
D11
32
Q
17
O11
Q
8
O4
D12
30
Q
19
O12
Q
9
O5
D13
29
Q
20
O13
Q
11
O6
D14
27
Q
22
O14
Q
12
O7
D15
26
Q
23
O15
Figure 1. 48Lead Pinout (Top View)
Figure 2. Logic Diagram
OE1 48 CP1 25 CP2 24 OE2 D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15
47 46 44 43 41 40 38 37 36 35 33 32 30 29 27 26 1
EN1 EN2 EN3 EN4
1
1 2
1
1
3
1
4
2 3 5 6 8 9 11 12 13 14 16 17 19 20 22 23
O0 O1 O2 O3 O4 O5 O6 O7 O8 O9 O10 O11 O12 O13 O14 O15
Figure 3. IEC Logic Diagram
Inputs CP1 X X OE1 L L L H D0:7 H L X X Outputs O0:7 H L O0 Z CP2 X X Inputs OE2 L L L H D8:15 H L X X Outputs O8:15 H L O0 Z
H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; = LowtoHigh Transition; X = High or Low Voltage Level and Transitions Are Acceptable, for ICC reasons, DO NOT FLOAT Inputs. O0 = No Change.
http://onsemi.com
2
74VCXH16374
ABSOLUTE MAXIMUM RATINGS*
Symbol VCC VI VO Parameter DC Supply Voltage DC Input Voltage DC Output Voltage Value 0.5 to +4.6 0.5 VI +4.6 0.5 VO +4.6 0.5 VO VCC + 0.5 IIK IOK DC Input Diode Current DC Output Diode Current 50 50 +50 IO ICC IGND TSTG DC Output Source/Sink Current DC Supply Current Per Supply Pin DC Ground Current Per Ground Pin Storage Temperature Range ±50 ±100 ±100 65 to +150 Output in 3State Note 1.; Outputs Active VI VCC Condition Unit V V V V mA mA mA mA mA mA °C
* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolutemaximumrated conditions is not implied. 1. IO absolute maximum rating must be observed.
RECOMMENDED OPERATING CONDITIONS
Symbol VCC VI VO IOH IOL IOH IOL IOH IOL TA t/V Supply Voltage Input Voltage Output Voltage HIGH Level Output Current, VCC = 3.0V 3.6V LOW Level Output Current, VCC = 3.0V 3.6V HIGH Level Output Current, VCC = 2.3V 2.7V LOW Level Output Current, VCC = 2.3V 2.7V HIGH Level Output Current, VCC = 1.65 1.95V LOW Level Output Current, VCC = 1.65 1.95V Operating FreeAir Temperature Input Transition Rise or Fall Rate, VIN from 0.8V to 2.0V, VCC = 3.0V 40 0 (Active State) (3State) Parameter Operating Data Retention Only Min 1.65 1.2 0.3 0 0 Typ 3.3 3.3 Max 3.6 3.6 3.6 VCC 3.6 24 24 18 18 6 6 +85 10 Unit V V V mA mA mA mA mA mA °C ns/V
http://onsemi.com
3
74VCXH16374
DC ELECTRICAL CHARACTERISTICS
TA = 40°C to +85°C Symbol VIH Characteristic HIGH Level Input Voltage (Note 2.) Condition 1.65V VCC < 2.3V 2.3V VCC 2.7V 2.7V < VCC 3.6V VIL LOW Level Input Voltage (Note 2.) 1.65V VCC < 2.3V 2.3V VCC 2.7V 2.7V < VCC 3.6V VOH HIGH Level Output Voltage 1.65V VCC 3.6V; IOH = 100µA VCC = 1.65V; IOH = 6mA VCC = 2.3V; IOH = 6mA VCC = 2.3V; IOH = 12mA VCC = 2.3V; IOH = 18mA VCC = 2.7V; IOH = 12mA VCC = 3.0V; IOH = 18mA VCC = 3.0V; IOH = 24mA VOL LOW Level Output Voltage 1.65V VCC 3.6V; IOL = 100µA VCC = 1.65V; IOL = 6mA VCC = 2.3V; IOL = 12mA VCC = 2.3V; IOL = 18mA VCC = 2.7V; IOL = 12mA VCC = 3.0V; IOL = 18mA VCC = 3.0V; IOL = 24mA II II(HOLD) Input Leakage Current Minimum Bushold Input Current 1.65V VCC 3.6V; 0V VI 3.6V VCC = 3.0V, VIN = 0.8V VCC = 3.0V, VIN = 2.0V VCC = 2.3V, VIN = 0.7V VCC = 2.3V, VIN = 1.6V VCC = 1.65V, VIN = 0.57V VCC = 1.65V, VIN = 1.07V II ( ) (OD) Minimum Bushold OverDrive Current N d d t Ch Needed to Change St t State VCC = 3.6V, (Note 3.) VCC = 3.6V, (Note 4.) VCC = 2.7V, (Note 3.) VCC = 2.7V, (Note 4.) VCC = 1.95V, (Note 3.) VCC = 1.95V, (Note 4.) IOZ IOFF ICC ICC 2. 3. 4. 5. 3State Output Current PowerOff Leakage Current Quiescent Supply Current (Note 5.) 1.65V VCC 3.6V; 0V VO 3.6V; VI = VIH or VIL VCC = 0V; VI or VO = 3.6V 1.65V VCC 3.6V; VI = GND or VCC 1.65V VCC 3.6V; 3.6V VI, VO 3.6V Increase in ICC per Input 2.7V < VCC 3.6V; VIH = VCC 0.6V These values of VI are used to test DC electrical characteristics only. An external driver must source at least the specified current to switch from LOWtoHIGH. An external driver must source at least the specified current to switch from HIGHtoLOW. Outputs disabled or 3state only. 75 75 45 45 25 25 450 450 300 300 200 200 ±10 10 20 ±20 750 µA µA µA µA µA µA VCC 0.2 1.25 2.0 1.8 1.7 2.2 2.4 2.2 0.2 0.3 0.4 0.6 0.4 0.4 0.55 ±5.0 µA µA V Min 0.65 x VCC 1.6 2.0 0.35 x VCC 0.7 0.8 V V Max Unit V
http://onsemi.com
4
74VCXH16374
AC CHARACTERISTICS (Note 6.; tR = tF = 2.0ns; CL = 30pF; RL = 500)
Limits TA = 40°C to +85°C VCC = 3.0V to 3.6V Symbol fmax tPLH tPHL tPZH tPZL tPHZ tPLZ ts th tw tOSHL tOSLH Parameter Clock Pulse Frequency Propagation Delay CP to On Output Enable Time to High and Low Level Output Disable Time From High and Low Level Setup Time, High or Low Dn to CP Hold Time, High or Low Dn to CP CP Pulse Width, High OutputtoOutput Skew (Note 7.) Waveform 1 1 2 2 3 3 3 Min 250 0.8 0.8 0.8 0.8 0.8 0.8 1.5 1.0 1.5 0.5 0.5 3.0 3.0 3.5 3.5 3.5 3.5 Max VCC = 2.3V to 2.7V Min 200 1.0 1.0 1.0 1.0 1.0 1.0 1.5 1.0 1.5 0.5 0.5 3.9 3.9 4.6 4.6 3.8 3.8 Max VCC = 1.65 to 1.95V Min 100 1.5 1.5 1.5 1.5 1.5 1.5 2.5 1.0 4.0 0.75 0.75 7.8 7.8 9.2 9.2 6.8 6.8 Max Unit MHz ns ns ns ns ns ns ns
6. For CL = 50pF, add approximately 300ps to the AC maximum specification. 7. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGHtoLOW (tOSHL) or LOWtoHIGH (tOSLH); parameter guaranteed by design.
DYNAMIC SWITCHING CHARACTERISTICS
TA = +25°C Symbol VOLP Characteristic Dynamic LOW Peak Voltage (Note 8.) Condition VCC = 1.8V, CL = 30pF, VIH = VCC, VIL = 0V VCC = 2.5V, CL = 30pF, VIH = VCC, VIL = 0V VCC = 3.3V, CL = 30pF, VIH = VCC, VIL = 0V VOLV Dynamic LOW Valley Voltage (Note 8.) VCC = 1.8V, CL = 30pF, VIH = VCC, VIL = 0V VCC = 2.5V, CL = 30pF, VIH = VCC, VIL = 0V VCC = 3.3V, CL = 30pF, VIH = VCC, VIL = 0V VOHV Dynamic HIGH Valley Voltage (Note 9.) VCC = 1.8V, CL = 30pF, VIH = VCC, VIL = 0V VCC = 2.5V, CL = 30pF, VIH = VCC, VIL = 0V VCC = 3.3V, CL = 30pF, VIH = VCC, VIL = 0V Typ 0.25 0.6 0.8 0.25 0.6 0.8 1.5 1.9 2.2 V V Unit V
8. Number of outputs defined as "n". Measured with "n1" outputs switching from HIGHtoLOW or LOWtoHIGH. The remaining output is measured in the LOW state. 9. Number of outputs defined as "n". Measured with "n1" outputs switching from HIGHtoLOW or LOWtoHIGH. The remaining output is measured in the HIGH state.
CAPACITIVE CHARACTERISTICS
Symbol CIN COUT CP D Parameter Input Capacitance Output Capacitance Power Dissipation Capacitance Condition Note 10. Note 10. Note 10., 10MHz Typical 6 7 20 Unit pF pF pF
10. VCC = 1.8, 2.5 or 3.3V; VI = 0V or VCC.
http://onsemi.com
5
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
