|
|
Part: MC100E111
Category:
Timing Circuits
-> Clock Generators
Description: 1:9 Differential Clock Driver
Company: ON Semiconductor
Datasheet: Download MC100E111 datasheet File size : 65 kB
Request For quote: Find where to buy MC100E111
Datasheet text preview:
MC10E111, MC100E111 5V ECL 1:9 Differential Clock Driver
The MC10E/100E111 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. It accepts one signal input, which can be either differential or else single-ended if the VBB output is used. The signal is fanned out to 9 identical differential outputs. An enable input is also provided. A HIGH disables the device by forcing all Q outputs LOW and all Q outputs HIGH. The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate to gate skew within-device, and empirical modeling is used to d e t e r m i n e process control limits that ensure consistent t p d distributions from lot to lot. The net result is a dependable, guaranteed low skew device. To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into 50 W, even if only one side is being used. In most applications, all nine differential pairs will be used and therefore terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on the same package side (i.e., sharing the same VCCO) as the pair(s) being used on that side, in order to maintain minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 1020 ps) of the output(s) being used which, while not being catastrophic to most designs, will mean a loss of skew margin. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The 100 Series contains temperature compensation.
http://onsemi.com MARKING DIAGRAMS
1 28
MC10E111FN AWLYYWW PLCC28 FN SUFFIX CASE 776 1 28 A WL YY WW = Assembly Location = Wafer Lot = Year = Work Week
MC100E111FN AWLYYWW
ORDERING INFORMATION
Device MC10E111FN MC10E111FNR2 MC100E111FN MC100E111FNR2 Package PLCC28 PLCC28 PLCC28 PLCC28 Shipping 37 Units/Rail 500 Units/Reel 37 Units/Rail 500 Units/Reel
· · · ·
Guaranteed Skew Spec Differential Design VBB Output
PECL Mode Operating Range: VCC= 4.2 V to 5.7 V with VEE= 0 V · NECL Mode Operating Range: VCC= 0 V with VEE= 4.2 V to 5.7 V · Internal Input Pulldown Resistors
· ESD Protection: > 3 KV HBM · Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test · Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D · Flammability Rating: UL94 code V0 @ 1/8", Oxygen Index 28 to 34 · Transistor Count = 178 devices
© Semiconductor Components Industries, LLC, 2002
1
May, 2002 Rev. 10
Publication Order Number: MC10E111/D
MC10E111, MC100E111
Q0 25 VEE EN IN VCC IN VBB NC 26 27 28 1 2 3 4 5 Q8 6 Q8 7 8 9 Q7 10 Q6 11 Q6 Q0 24 Q1 VCCO Q1 23 22 21 Q2 20 Q2 19 18 17 16 Q3 Q3 Q4 VCCO Q4 Q5 EN 12 Q5 IN IN 13 Q0 Q0 Q1 Q1 Q2 Q2 Q3 15 14 Q3 Q4 Q4 Q5 Q5 Q6 Q6 Q7 VCCO Q7 Q7 Q8 VBB Q8 * All VCC and VCCO pins are tied together on the die. Warning: All VCC, VCCO, and VEE pins must be externally connected to Power Supply to guarantee proper operation.
Pinout: 28-Lead PLCC (Top View)
Figure 1. Pinout (Top View) and Logic Diagram PIN DESCRIPTION
PIN IN, IN EN Q0, Q0Q8, Q8 VBB VCC, VCCO VEE NC FUNCTION ECL Differential Input Pair ECL Enable ECL Differential Outputs Reference Voltage Output Positive Supply Negative Supply No Connect
Figure 2. Logic Symbol
MAXIMUM RATINGS (Note 1)
Symbol VCC VI VEE Iout IBB TA Tstg qJ A qJ C VEE Tsol Parameter PECL Mode Power Supply PECL Mode Input Voltage NECL Mode Input Voltage NECL Mode Power Supply Output Current VBB Sink/Source Operating Temperature Range Storage Temperature Range Thermal Resistance (JunctiontoAmbient) Thermal Resistance (JunctiontoCase) PECL Operating Range NECL Operating Range Wave Solder < 2 to 3 sec @ 248°C 0 LFPM 500 LFPM std bd 28 PLCC 28 PLCC 28 PLCC Condition 1 VEE = 0 V VEE = 0 V VCC = 0 V VCC = 0 V Continuous Surge VI VCC VI VEE Condition 2 Rating 8 6 6 8 50 100 $0.5 40 to +85 65 to +150 63.5 43.5 22 to 26 4.2 to 5.7 5.7 to 4.2 265 Units V V V V mA mA mA °C °C °C/W °C/W °C/W V V °C
1. Maximum Ratings are those values beyond which device damage may occur.
http://onsemi.com
2
MC10E111, MC100E111
10E SERIES PECL DC CHARACTERISTICS VCCx= 5.0 V; VEE= 0.0 V (Note 2)
40°C Symbol IEE VOH VOL VIH VIL VBB VIHCMR IIH IIL Characteristic Power Supply Current Output HIGH Voltage (Note 3) Output LOW Voltage (Note 3) Input HIGH Voltage (Single Ended) Input LOW Voltage (Single Ended) Output Voltage Reference Input HIGH Voltage Common Mode Range (Differential) (Note 4) Input HIGH Current Input LOW Current 3.57 3.4 3.7 4.6 150 0.5 0.25 Min Typ 48 Max 60 4020 3050 3870 3050 3.65 3.4 Min 25°C Typ 48 4105 3210 4030 3285 Max 60 4190 3370 4190 3520 3.75 4.6 150 0.3 0.2 4090 3050 3940 3050 3.69 3.4 Min 85°C Typ 48 4185 3227 4110 3302 Max 60 4280 3405 4280 3555 3.90 4.6 150 Unit mA mV mV mV mV V V mA mA
NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. 2. Input and output parameters vary 1:1 with VCC. VEE can vary +0.46 V / 0.06 V. 3. Outputs are terminated through a 50 W resistor to VCC 2 volts. 4. VIHCMR min and max vary 1:1 with VCC.
10E SERIES NECL DC CHARACTERISTICS VCCx= 0.0 V; VEE= 5.0 V (Note 5)
40°C Symbol IEE VOH VOL VIH VIL VBB VIHCMR IIH IIL Characteristic Power Supply Current Output HIGH Voltage (Note 6) Output LOW Voltage (Note 6) Input HIGH Voltage (Single Ended) Input LOW Voltage (Single Ended) Output Voltage Reference Input HIGH Voltage Common Mode Range (Differential) (Note 7) Input HIGH Current Input LOW Current 1.43 1.6 1.30 0.4 150 0.5 0.065 Min Typ 48 Max 60 980 1950 1130 1950 1.35 1.6 Min 25°C Typ 48 895 1790 970 1715 Max 60 810 1630 810 1480 1.25 0.4 150 0.3 0.2 910 1950 1060 1950 1.31 1.6 Min 85°C Typ 48 815 1773 890 1698 Max 60 720 1595 720 1445 1.19 0.4 150 Unit mA mV mV mV mV V V mA mA
NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. 5. Input and output parameters vary 1:1 with VCC. VEE can vary +0.46 V / 0.06 V. 6. Outputs are terminated through a 50 W resistor to VCC 2 volts. 7. VIHCMR min and max vary 1:1 with VCC.
http://onsemi.com
3
Others parts begin by mc
|
|
|
