Details, datasheet, quote on part number: MC74HC4046ADTEL
PartMC74HC4046ADTEL
CategoryLogic
DescriptionPhase Locked Loop , Package: Soic, Pins=16
CompanyON Semiconductor
DatasheetDownload MC74HC4046ADTEL datasheet
Cross ref.Similar parts: CD74HC4046APWR
Quote
Find where to buy
 
  

 

Features, Applications

The MC74HC4046A is similar in function to the MC14046 Metal gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The HC4046A phase­locked loop contains three phase comparators, a voltage­controlled oscillator (VCO) and unity gain op­amp DEMOUT. The comparators have two common signal inputs, COMP IN, and SIG IN. Input SIG IN and COMP IN can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor to small voltage signals). The self­bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1 OUT and maintains 90 degrees phase shift at the center frequency between SIG IN and COMP IN signals (both at 50% duty cycle). Phase comparator 2 (with leading­edge sensing logic) provides digital error signals PC2 OUT and PCP OUT and maintains a 0 degree phase shift between SIG IN and COMP IN signals (duty cycle is immaterial). The linear VCO produces an output signal VCOOUT whose frequency is determined by the voltage of input VCO IN signal and the capacitor and resistors connected to pins C1B, R1 and R2. The unity gain op­amp output DEMOUT with an external resistor is used where the VCO IN signal is needed but no loading can be tolerated. The inhibit input, when high, disables the VCO and all op­amps to minimize standby power consumption. Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage­to­frequency conversion and motor speed control.

Output Drive Capability: 10 LSTTL Loads Low Power Consumption Characteristic of CMOS Devices Operating Speeds Similar to LSTTL Wide Operating Voltage Range: 6.0 V Low Input Current: 1.0 µA Maximum (except SIGIN and COMPIN) In Compliance with the Requirements Defined by JEDEC Standard No. 7A Low Quiescent Current: 80 µA Maximum (VCO disabled) High Noise Immunity Characteristic of CMOS Devices Diode Protection on all Inputs Chip Complexity: 279 FETs or 70 Equivalent Gates

= Assembly Location = Wafer Lot = Year = Work Week

Device MC74HC4046ADR2 MC74HC4046AF Package PDIP­16 SOIC­16 SOIC­EIAJ Shipping 2000 / Box 48 / Rail 2500 / Reel

See Note NO TAG MC74HC4046AFEL SOIC­EIAJ See Note NO TAG 1. For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

Pin No. Symbol PCPOUT PC1OUT COMPIN VCOOUT INH C1A C1B GND VCOIN DEMOUT R2 PC2OUT SIGIN PC3OUT VCC Name and Function Phase Comparator Pulse Output Phase Comparator 1 Output Comparator Input VCO Output Inhibit Input Capacitor C1 Connection A Capacitor C1 Connection B Ground (0 V) VSS VCO Input Demodulator Output Resistor R1 Connection Resistor R2 Connection Phase Comparator 2 Output Signal Input Phase Comparator 3 Output Positive Supply Voltage

PCPout PC1out COMPin VCOout INH C1A C1B GND VCC PC3out SIGin R2 R1 DEMout VCOin

Symbol VCC Vin Parameter Value Unit V DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) 0.5 to VCC to VCC Vout Iin DC Output Voltage (Referenced to GND) DC Input Current, per Pin mA Iout DC Output Current, per Pin ICC PD DC Supply Current, VCC and GND Pins Power Dissipation in Still Air Storage Temperature Plastic DIP SOIC Package mW Tstg 150 260

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high­impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND (Vin or Vout) VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP and SOIC Package

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. Derating Plastic DIP: ­ 10 mW/_C from to 125_C SOIC Package: ­ 7 mW/_C from to 125_C For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High­Speed CMOS Data Book (DL129/D).

Symbol VCC Parameter Min 3.0 Max 6.0 Unit V DC Supply Voltage (Referenced to GND) VCC DC Supply Voltage (Referenced to GND) NON­VCO 6.0 V Vin, Vout TA DC Input Voltage, Output Voltage (Referenced to GND) Operating Temperature, All Package Types Input Rise and Fall Time (Pin 5) VCC V

[Phase Comparator Section] DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Guaranteed Limit Symbol VIH Parameter Minimum High­Level Input Voltage DC Coupled SIGIN, COMPIN Maximum Low­Level Input Voltage DC Coupled SIGIN, COMPIN Minimum High­Level Output Voltage PCPOUT, PCnOUT Test Conditions Vout V or VCC 0.1 V |Iout| 20 µA Vout V or VCC 0.1 V |Iout| 20 µA Vin = VIH or VIL |Iout| 20 µA Vin = VIH or VIL |Iout| 4.0 mA |Iout| 5.2 mA VCC Volts 85°C 125°C (continued) Unit V

[Phase Comparator Section] DC ELECTRICAL CHARACTERISTICS ­ continued (Voltages Referenced to GND)

Guaranteed Limit Symbol VOL Parameter Maximum Low­Level Output Voltage Qa­Qh PCPOUT, PCnOUT Test Conditions Vout V or VCC 0.1 V |Iout| 20 µA Vin = VIH or VIL |Iout| 4.0 mA |Iout| 5.2 mA Iin Maximum Input Leakage Current SIGIN, COMPIN Maximum Three­State Leakage Current PC2OUT Maximum Quiescent Supply Current (per Package) (VCO disabled) Pins 3, 5 and 14 at VCC Pin 9 at GND; Input Leakage at Pins 3 and to be excluded Vin = VCC or GND VCC Volts 125°C µA Unit V

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High­Speed CMOS Data Book (DL129/D).

[Phase Comparator Section] AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input = 6.0 ns)

Symbol tPLH, tPHL tPLH, tPHL Parameter Maximum Propagation Delay, SIGIN/COMPIN to PC1OUT (Figure 1) Maximum Propagation Delay, SIGIN/COMPIN to PCPOUT (Figure 1) VCC Volts Guaranteed Limit 85°C 125°C Unit ns


 

Related products with the same datasheet
MC74HC4046ADR2
MC74HC4046ADT
MC74HC4046AF
MC74HC4046AFEL
MC74HC4046AFL1
MC74HC4046AFR1
MC74HC4046AFR2
MC74HC4046AN
Some Part number from the same manufacture ON Semiconductor
MC74HC4046ADTR2 Phase Locked Loop, Package: Tssop, Pins=16
MC74HC4046AF Phase Locked Loop , Package: Soic, Pins=16
MC74HC4049
MC74HC4051 8-channel Analog Multiplexer/demultiplexer
MC74HC4051A Analog Multiplexers/demultiplexers
MC74HC4051AD Analog Multiplexers / Demultiplexers , Package: Soic, Pins=16
MC74HC4051AF Analog Multiplexers / Demultiplexers, Package: SOEIAJ-16, Pins=16
MC74HC4051AFEL Analog Multiplexers / Demultiplexers , Package: Soic, Pins=16
MC74HC4051AFL1 Analog Multiplexers / Demultiplexers, Package: SOEIAJ-16, Pins=16
MC74HC4051AN Analog Multiplexers / Demultiplexers , Package: Soic, Pins=16
MC74HC4051D 8-channel Analog Multiplexer/demultiplexer
MC74HC4052A Analog Multiplexers/demultiplexers
MC74HC4052AD Analog Multiplexers / Demultiplexers , Package: Soic, Pins=16
MC74HC4052AFEL Analog Multiplexers / Demultiplexers, Package: SOEIAJ-16, Pins=16
MC74HC4052AFL1 Analog Multiplexers / Demultiplexers , Package: Soic, Pins=16
MC74HC4052D 8-channel Analog Multiplexer/demultiplexer
MC74HC4053A Analog Multiplexers/demultiplexers
MC74HC4053AD Analog Multiplexers / Demultiplexers , Package: Soic, Pins=16
MC74HC4053ADR2 Analog Multiplexers / Demultiplexers, Package: SOEIAJ-16, Pins=16
MC74HC4053ADT Analog Multiplexers / Demultiplexers , Package: Soic, Pins=16
MC74HC4053D 8-channel Analog Multiplexer/demultiplexer

MC74VHC393 : CMOS/BiCMOS->VHC/VHCT/74V1 Family->Low Voltage Dual 4-bit Binary Ripple Counter

MMPQ3725 :

P6KE43A : 600 Watt Peak Power Surmetic™ -40 Zener Transient Voltage Suppressors , Package: Axial Lead, Pins=2

TL072AC : Low Noise, JFET Input Operational Amplifier

NCV662SQ25T1G : 100 mA CMOS Low Iq Low-Dropout Voltage Regulator This series of fixed output low−dropout linear regulators are designed for handheld communication equipment and portable battery powered applications which require low quiescent current. This series features an ultra−low quiescent cu

NL27WZ86_05 : Dual 2−input Exclusive−or Gate

DTA123EM3T5G : Digital Transistors (brt) PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

MR2520LG : Overvoltage Transient Suppressor

CAT28LV64WI20 : Memory Integrated Circuit (ics) EEPROM Tube 3 V ~ 3.6 V; IC EEPROM 64KBIT 200NS 28SOIC Specifications: Memory Type: EEPROM ; Memory Size: 64K (8K x 8) ; Speed: 200ns ; Interface: Parallel (Byte-wide) ; Package / Case: 28-SOIC (0.295", 7.50mm Width) ; Packaging: Tube ; Voltage - Supply: 3 V ~ 3.6 V ; Operating Temperature: -40°C ~ 85°C ; Format - Memory: EEPROMs - Parallel ; Lead Free

 
0-C     D-L     M-R     S-Z