|
Details, datasheet, quote on part number:NCP1571
| |
Datasheet text preview:
NCP1571 Low Voltage Synchronous Buck Controller
The NCP1571 is a low voltage buck controller. It provides the control for a DCDC power solution producing an output voltage as low as 0.980 V over a wide current range. The NCP1571based solution is powered from 12 V with the output derived from a 27 V supply. It contains all required circuitry for a synchronous NFET buck regulator using the V2TM control method to achieve the fastest possible transient response and best overall regulation. NCP1571 operates at a fixed internal 200 kHz frequency and is packaged in an SO8. This device provides undervoltage lockout protection, Soft Start, Power Good with delay, and builtin adaptive nonoverlap. During undervoltage lockout, the NCP1571 controller allows the power supply output to drift down, allowing the load time to shut off. This operation distinguishes the NCP1571 from other parts in its family. Features · 0.980 V ± 1.0% Reference Voltage · V2 Control Topology · 200 ns Transient Response · Programmable Soft Start · Power Good · Programmable Power Good Delay · 40 ns Gate Rise and Fall Times (3.3 nF Load) · Adaptive FET NonOverlap Time · Fixed 200 kHz Oscillator Frequency · Undervoltage Lockout Holds Both Gate Outputs Low · On/Off Control Through Use of the COMP Pin · Overvoltage Protection through Synchronous MOSFETs · Synchronous NChannel Buck Design · Dual Supply, 12 V Control, 27 V Power Source
http://onsemi.com
8 1 SO8 D SUFFIX CASE 751
PIN CONNECTIONS AND MARKING DIAGRAM
VCC PWRGD PGDELAY COMP A L Y W 1 1571 ALYW 8 GND VFB GATE(L) GATE(H) = Assembly Location = Wafer Lot = Year = Work Week
ORDERING INFORMATION
Device NCP1571D NCP1571DR2 Package SO8 SO8 Shipping 98 Units/Rail 2500 Tape & Reel
© Semiconductor Components Industries, LLC, 2002
1
March, 2002 Rev. 3
Publication Order Number NCP1571/D
NCP1571
12 V PWRGD VLOGIC R1 50 k C4 0.47 µF R4 10 PWRGD NCP1571 PGDELAY COMP C13 0.1 µF VFB VCC GND 100 pF C6 NTD4302 Q1 2.7 µH L1
+ + + +
GND
5.0 V 33 µF/8.0 V/1.6 Arms C1
+ +
C2
+
C3
2.5 V/10 A
GATE(L) GATE(H)
NTD4302 Q2
5.1 k R3
C8
C9
C10
C11 GND
C12 0.01 µF
R5 3.3 k
56 µF/4.0 V/1.6 Arms SPCAP 40 m
Figure 1. Applications Circuit MAXIMUM RATINGS*
Rating Operating Junction Temperature Storage Temperature Range ESD Susceptibility (Human Body Model) Lead Temperature Soldering: Moisture Sensitivity Level Package Thermal Resistance, SO8 JunctiontoCase, RJC JunctiontoAmbient, RJA 1. 60 second maximum above 183°C. *The maximum package power dissipation must be observed. Reflow: (Note 1) Value 150 65 to 150 2.0 230 peak 2 48 165 Unit °C °C kV °C °C/W °C/W
MAXIMUM RATINGS
Pin Name IC Power Input Compensation Capacitor Voltage Feedback Input Power Good Output Power Good Delay HighSide FET Driver LowSide FET Driver Ground Pin Symbol VCC COMP VFB PWRGD PGDELAY GATE(H) GATE(L) GND VMAX 15 V 6.0 V 6.0 V 15 V 6.0 V 15 V 15 V 0.5 V VMIN 0.5 V 0.5 V 0.5 V 0.5 V 0.5 V 0.5 V 2.0 V for 50 ns 0.5 V 2.0 V for 50 ns 0.5 V ISOURCE N/A 10 mA 1.0 mA 1.0 mA 1.0 mA 1.5 A Peak 200 mA DC 1.5 A Peak 200 mA DC 1.5 A Peak 450 mA DC ISINK 1.5 A Peak 450 mA DC 10 mA 1.0 mA 20 mA 10 mA 1.5 A Peak 200 mA DC 1.5 A Peak 200 mA DC N/A
http://onsemi.com
2
NCP1571
ELECTRICAL CHARACTERISTICS (0°C < TJ < 125°C, 11.4 V < VCC < 12.6 V, CGATE(H) = CGATE(L) = 3.3 nF, CPGDELAY = 0.01 µF, CCOMP = 0.1 µF; unless otherwise specified.)
Characteristic Error Amplifier VFB Bias Current COMP Source Current COMP Sink Current Reference Voltage COMP Max Voltage COMP Min Voltage COMP Fault Discharge Current at UVLO COMP Fault Discharge Threshold to Reset UVLO Open Loop Gain Unity Gain Bandwidth PSRR @ 1.0 kHz Output Transconductance Output Impedance GATE(H) and GATE(L) Rise Time Fall Time GATE(H) to GATE(L) Delay GATE(L) to GATE(H) Delay Minimum Pulse Width High Voltage (AC) 1.0 V 2.0 V GATE(L) 2.0 V GATE(X) = 4.0 V Measure GATE(L) or GATE(H) 0.5 nF < CGATE(H) = CGATE(L) < 10 nF Note 2. Measure GATE(L) or GATE(H) 0.5 nF < CGATE(H) = CGATE(L) < 10 nF Note 2. Resistance to GND. Note 2. 40 40 VCC 0.5 40 40 60 60 250 VCC 80 80 100 100 ns ns ns ns ns V VFB = 0 V COMP = 1.5 V, VFB = 0.8 V COMP = 1.5 V, VFB = 1.2 V COMP = VFB TJ < 25°C VFB = 0.8 V VFB = 1.2 V COMP = 1.2 V, VCC = 6.9 V 15 15 0.970 0.965 2.4 0.5 0.1 0.2 30 30 0.980 0.980 2.7 0.1 1.7 0.25 98 20 70 32 2.5 2.0 60 60 0.990 0.995 0.2 0.3 µA µA µA V V V V mA V dB kHz dB mmho M Test Conditions Min Typ Max Unit
Low Voltage (AC)
0
0.5
V
GATE(H)/(L) PullDown Power Good Lower Threshold, VO Rising
20
50
115
k
TJ < 25°C Lower Threshold, VO Falling TJ < 25°C PWRGD Low Voltage Delay Charge Current Delay Clamp Voltage Delay Charge Threshold Delay Discharge Current at UVLO ISINK = 1.0 mA, VFB = 0 V PGDELAY = 2.0 V Ramp PGDELAY, Monitor PWRGD PGDELAY = 0.5 V, VCC = 6.9 V
0.852 0.847 0.663 0.658 7.0 3.45 3.1 0.5
0.882 0.882 0.685 0.685 0.15 12 4.0 3.3 2.0
0.912 0.917 0.709 0.714 0.4 18 4.3 3.5
V V V V V µA V V mA
2. Guaranteed by design. Not tested in production.
http://onsemi.com
3
|
|
