|
Details, datasheet, quote on part number:EPF8007M
| |
Datasheet text preview:
High Speed LAN Interface Module
ELECTRONICS INC.
EPF8007M
· Recommended for 10/100, 100 BX, 155 Mb/s applications · (requiring 1:1 magnetics) · Guaranteed to operate with 8 mA DC Bias · · Complies with or exceeds IEEE 802.3, 10 BT/100 BX Standards ·
Electrical Parameters @ 25° C
OCL 100 KHz, 0.1 Vrms 8 mA DC Bias Cable Side 3 5 0µ H Insertion Loss (dB Max.) 1-100 MHz
Xmit Rcv
Return Loss (dB Min.) 1-32 MHz
Xmit Rcv
Common Mode Rejection (dB Min.) 1-50 MHz
Xmit Rcv
Crosstalk (dB Min.)* 300-400 MHz
Xmit Rcv
100-150 MHz
Xmit Rcv
32-62 MHz
Xmit Rcv
62-100 MHz
Xmit Rcv
50-100 MHz
Xmit Rcv
100-200 MHz
Xmit Rcv
200-300 MHz
Xmit Rcv
400-500 MHz
Xmit Rcv
1-100 MHz
-1.0 -1.0 -3.0 -3.0
-20 -20
-17
-17
-12
-12 -60
-55
-55
-50 -50
-45 -45 -40 -40
-35 -35
-30
40
Isolation : 1500 Vrms ·
Impedance : 100 · Rise Time : 3.0 nS Max. · *Between Channels
Schematic
Transmit Channel 1 8 16 Receive Channel 9
2 3 1:1
7 6 5
15 14
1:1
10 11 12
Package
A J
Pin 1 I.D. PCA EPF8007M Date Code Dim. Min. .880 .365 .355 .700 .005 .100 .490 .016 .008 .085 0° .025
Dimensions
(Inches) Max. Nom. .900 .385 .375 Typ. .015 Typ. .510 .022 .012 Typ. 8° .045 .030 .100 .055 .540 (Millimeters) Min. Max. Nom. 22.35 9.27 9.02 17.78 .127 2.54 12.45 .406 .203 2.16 0° .635 22.86 9.78 9.52 Typ. .381 Typ. 12.95 .559 .305 Typ. 8° 1.14 .762 2.54 1.40 13.72
N
B
Q
Pad Layout
P
D C E
M
K L I
A B C D E F G H I J K L M N P Q
H
F
G
PCA ELECTRONICS, INC. 16799 SCHOENBORN ST. NORTH HILLS, CA 91343
CSF8007Ma Rev. B
5/13/97
Product performance is limited to specified parameters. Data is subject to change without prior notice.
TEL: (818) 892-0761 FAX: (818) 894-5791 http://www.pca.com
High Speed LAN Interface Module
ELECTRONICS INC.
EPF8007M
The circuit below is a guideline for interconnecting PCA's EPF8007M with a typical 100 BX PHY chip for 100 Mb/s applications over UTP cable. Further details of system design, such as chip pin-out, etc. should be obtained from the specific chip manufacturer. Typical insertion loss of the isolation transformer is 0.5dB. This parameter covers the entire spectrum of the encoded signals in 100/155 protocols. Under terminated conditions, to transmit a 2V pk-pk signal across the cable, you must adjust the specific chip preset template control resistors to get at least 2.12V pk-pk across the transmit side input pins. It is recommended that system designers do not ground the receiver side center tap, via a capacitor. This may worsen EMI, specifically if the secondary "common mode termination" is pulled to chassis ground as shown. The pulldown resistors on unused pins of the RJ45 connector have been known to suppress unwanted radiation that unused wires pick up from the immediate environment. Their placement and use are to be considered carefully before a design is finalized. The "common mode termination" load of 75 shown from the center taps of the secondary may be taken to chassis ground via a suitable cap. This depends upon the user's design, EMI margin, etc. It is recommended that there be a neat separation of ground planes in the layout. It is generally accepted practice to limit the plane off at least 0.05 inches away from the chip side pins of EPF8007M. There need not be any ground plane beyond this point. For best results, the PCB designer should design the outgoing traces preferably to be 50 , balanced and well coupled to achieve minimum radiation from these traces.
Typical Application Circuit for 100 BX over UTP
RX+
100
16
9 10
1 Rcv ± 2 Xmit ± 3 6
RX-
15
RJ45*
8 7
100BX PHY
TX+ TX49.9 49.9
1 2
6
75
75
11
.01 µ 2 kV .01 µ 2 kV
EPF8007M
Vcc
Notes : * Pin-outs shown are for DCE configurations : e.g. Hubs, Repeaters
PCA ELECTRONICS, INC. 16799 SCHOENBORN ST. NORTH HILLS, CA 91343
CSF8007Mb Rev. B 5/13/97
TEL: (818) 892-0761 FAX: (818) 894-5791 http://www.pca.com
|
|
