Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:PI7AT04
 
 
Part:PI7AT04
Category:Interface and Interconnect => Active Terminator
Description:Low Voltage, Active Termination Clamp
Company:Pericom Semiconductor Corporation
Datasheet:Download PI7AT04 datasheet   File size : 408 kB
Request For quote:  Find where to buy PI7AT04
 



Datasheet text preview:
PI4S705, PI4S706x,PI4S707, PI4S708x, PI4S813L
Low Cost µP Supervisor Circuts
Product Features
· Precision supply-voltage monitor - 4.63V (PI4S705, PI4S813L, PI4S707) - 4.38V (PI4S706, PI4S706H, PI4S708) - 3.08V (PI4S706T, PI4S706TH, PI4S708T) - 2.93V (PI4S706S, PI4S706SH, PI4S708S) - 2.63V (PI4S706R, PI4S706P, PI4S708R) · 200ms reset pulse width · Debounced TTL/CMOS-compatible manualreset input · Independent watchdog timer with 1.6sec time-out (PI4S705, 706x, 706xH, and 813L ONLY ) · Reset output signal: - Active-low only (PI4S705, 706, 706T, 706S, 706R) - Active-high only (PI4S813L, 706H, 706TH, 706SH, 706P) - Active-high and active-low (PI4S707, 708, 708T, 708S, 708R) · Voltage monitor for power-fail or low battery warning · Guaranteed RESET/RESET valid at VCC = 1.2V
Description
The PI4S70xxx/PI4S813L family microprocessor (µP) supervisory circuits are targeted to improve reliability and accuracy of power-supply circuitry in µP systems. These devices reduce the complexity and number of components required to monitor power-supply and battery functions. The main functions are: 1. Asserting reset output during power-µp, power-down and brownout conditions for µP systems. 2. Detecting power failure or low-battery conditions with a 1.25V threshold detector. 3. Generating an independent watchdog output that goes low if the watchdog input has not been toggled within 1.6 seconds. 4. Asserting reset output with an active-low manual-reset input
Applications
· Computers · Controllers · Intelligent Instruments · Automotive Systems · Printers · Critical Microprocessor Power Monitoring
Product Pin Configuration
MR
1 2 3 4
8 7 6 5
WDO RESET WDI PFO
MR V CC GND PFI
1 2 3 4
8 7 6 5
WDO RESET WDI PFO
MR V CC GND PFI
1 2 3 4
8 7 6 5 PI74S707 PI74S708 PI74S708T PI74S708S PI74S708R
RESET RESET NC PFO
VCC
GND PFI
PI74S705 PI74S706 PI74S706T PI74S706S PI74S706R
PI74S813L PI4S706H PI4S706TH PI4S706SH PI4S706P Top View
1
PS8703
09/23/03
PI4S705, PI4S706x, PI4S707, PI4S708x, PI4S813L
µP Supervisor Circuts
Pin Descriptiom
Pin Name MR VCC GND PFI PFO Type Input Power Ground Input Output Description Manual-Reset: triggers a reset pulse when pulled below 0.8V, active low. It has an internal 250A pull-up current and can be driven from a TTL or CMOS logic line as well as shorted to ground with a switch. Power Supply Ground Reference for all signals Power-Fail Voltage Monitor Input: When PFI is less than 1.25V, PFO goes low. Connect PFI to GND or Vcc when not used. Power-Fail Output: it gets low and sinks current when PFI is less than 1.25V; otherwise PFO stays high. Watchdog Input: If WDI remains high or low for 1.6sec, the internal watchdog timer runs out and WDO goes low. Floating WDI or connecting WDI to a high-impedance three-state buffer disables the watchdog feature. The internal watchdog timer clears whenever reset is asserted, WDI is three-stated, or WDI sees a rising or falling edge. No Connect Output Reset Output pulses: low for 200ms when triggered, and stays low whenever Vcc is below the reset threshold. It remains low for 200ms after VCC rises above the reset threshold or MR goes from low to high. A watchdog timeout will not trigger RESET unless WDO is connected to MR. Watchdog Output: pulls low when the internal watchdog timer finishes its 1.6sec count and does not go high again until the watchdog is cleared. WDO also goes low during low-line conditions. Whenever Vcc is below the reset threshold, WDO stays low; however, unlike RESET, WDO does not have minimum pulse width. As soon as VCC rises above the reset threshold, WDO goes high with no delay. The inverse of RESET: active high. Whenever RESET is high, RESET is low.
WDI NC RESET
Input
WDO RESET
Output Output
2
PS8703
09/23/03
PI4S705, PI4S706x, PI4S707, PI4S708x, PI4S813L
µP Supervisor Circuts
Block Diagram for PI7S705, PI4S706x, PI4S706xH, PI4S813L
WDI
Watchdog Transition Detector
V cc 250uA
Watchdog Timer
WDO
Timebase for Reset & Watchdog
Reset Generator
MR Vcc
V RS T
RESET (RESET)
*
PFI
1.25V
PFO
*VRST = RESET Threshold Voltage
Block Diagram for PI4S707, PI4S708x
Vcc 250uA MR Vcc V R*T S PFI PFO 1.25V
Reset Generator
RESET
RESET
*VRST = RESET Threshold Voltage
3
PS8703
09/23/03