|Category||Logic => Buffers/Inverters => 3-State|
|Description||Octal Transceiver/register With Dual Enable 3-state|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 4LVC652PWDH datasheet
Product specification Supercedes data of 1993 Dec 01 IC24 Data Handbook 1998 Jul 29
Wide supply voltage range 3.6V In accordance with JEDEC standard no. 8-1A CMOS low power consumption Direct interface with TTL levels 5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logicDESCRIPTION
The is a high performance, low-power, low-voltage Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Inputs can be driven from either or 5.0V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.
The 74LVC652 consist of 8 non-inverting bus transceiver circuits with 3-State outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the `A' or `B' or both buses, will be stored in the internal registers, at the appropriate clock inputs (CPAB or CPBA) regardless of the select inputs (SAB and SBA) or output enable (OEAB and OEBA) control inputs. Depending on the select inputs SAB and SBA data can directly go from input to output (real time mode) or data can be controlled by the clock (storage mode), this is when the OEn inputs this operating mode permits. The output enable inputs OEAB and OEBA determine the operation mode of the transceiver. When OEAB is LOW, no data transmission from Bn is possible and when OEBA is HIGH, there is no data transmission from to An possible. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input.
GND = 0V; Tamb v2.5 ns SYMBOL PARAMETER tPHL/tPLH fmax CI CPD Propagation delay An to Bn; to An Maximum clock frequency Input capacitance Power dissipation capacitance per latch Notes 1, 2 CONDITIONS = 50pF VCC = 3.3V TYPICAL UNIT ns MHz pF
NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in µW) fi ) (CL VCC2 fo) where: PD = CPD fi = input frequency in MHz; CL = output load capacitance in pF; fo = output frequency in MHz; VCC = supply voltage in V; (CL VCC2 fo) = sum of the outputs. 2. The condition VI = GND to VCC.
PACKAGES 24-Pin Plastic SO 24-Pin Plastic SSOP Type II 24-Pin Plastic TSSOP Type I TEMPERATURE RANGE to +85°C OUTSIDE NORTH AMERICA 74LVC652 PW NORTH AMERICA 4LVC652PW DH PKG. DWG. SOT340-1 SOT355-1
PIN NUMBER 1 SYMBOL CPAB SAB OEAB to A7 GND to B7 OEBA SBA CPBA VCC FUNCTION `A' to `B' clock input (LOW-to-HIGH, edge-triggered) Select `A' to `B' source input Output enable to A input (active LOW) `A' data inputs/outputs Ground (0V) `B' data inputs/outputs Output enable to B input Select `B' to `A' source input `B' to `A' clock input (LOW-to-HIGH, edge-triggered) Positive supply voltage
INPUTS OEAB OEBA CPAB or L CPBA or L SAB SBA DATA I/O to A7 input un * output input output to B7 input un * output input output FUNCTION isolation store A and B data store A, hold B, store A in both registers hold A, store B, store B in both registers real-time B data to A bus stored B data to A bus real-time A data to B bus stored A data to B bus stored A data to B bus and stored B data to A bus
The data output functions may be enabled or disabled by various signals at the OEAB and OEBA inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs. = unspecified = HIGH voltage level = LOW voltage level = Don't care = LOWtoHIGH level transition
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|51XA-G3 Single-chip 16-bit Microcontroller|
|744ALS244A-1D Octal Buffer 3-state|
|744ALS245A-1D Octal Transceiver 3-state|
|74ABT00 74ABT00; Quad 2-input NAND Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)|
|74ABT02 74ABT02; Quad 2-input NOR GATE;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)|
|74ABT04 74ABT04; Hex Inverter;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)|
|74ABT08 74ABT08; Quad 2-input And Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)|
74AHC02D : 74AHC02; 74AHCT02; Quad 2-input NOR GATE;; Package: SOT108-1 (SO14), SOT402-1 (TSSOP14)
74LVC2G125DC : 74LVC2G125; Dual Bus Buffer/line Driver; 3-state;; Package: SOT505-2 (TSSOP8)
74LVT16543A : 74LVT16543A; 3.3V LVT 16-bit Registered Transceiver (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56)
BTA212SERIESE : Three Quadrant Triacs Guaranteed Commutation
BUK106-50L : BUK106-50L/S; BUK106-50LP/SP; Powermos Transistor Logic Level TopFET
BZX79B9V1 : BZX79 Series; Voltage Regulator Diodes
LM324DH : Quad LM124/224/324/324A/SA534/LM2902; Low Power Quad op Amps
P83C748EBDDB : 80c51 8-bit Microcontroller Family 2k/64 Otp/rom, Low Pin Count
PMZ760SN : Utrenchmos (tm) Standard Level Fet
TDA5360UK : TDA5360; Pre-amplifier For Hard Disk Drive With Mr-read / Inductive Write Heads
PCA9600DP : Dual Bidirectional Bus Buffer The PCA9600 is designed to isolate I2C-bus capacitance, allowing long buses to be driven in point-to-point or multipoint applications of up to 4000 pF. The PCA9600 is a higher-speed version of the P82B96. It creates a non-latching, bidirectional, logic interface betwee
74ACTQ16543 : Bus Oriented Circuits. 16-Bit Registered Transceiver With 3-STATE Outputs.
74F32 : Bipolar->F Family. Quad 2-input OR GATE. This device contains four independent gates each of which performs the logic OR function Package (0 300 Wide) Molded Dual-In-Line 14-Lead Ceramic Dual-In-Line (0 150 Wide) Molded Small Outline JEDEC (0 300 Wide) Molded Small Outline EIAJ 14-Lead Cerpack 20-Lead Ceramic Leadless Chip Carrier Type C Note 1 Devices also available in 13 reel Use suffix.
74FCT162543ATPACT : Registered Transceivers. ti CY74FCT162543T, 16-Bit Registered Transceivers With 3-State Outputs.
74VHC125 : VHC/VHCT->Low Noise HCMOS. Quad Bus Buffer (3-STATE). HIGH SPEED: tPD = 3.8ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES.
CD74HCT245E : Standard Transceivers. ti CD74HCT245, High Speed CMOS Logic Non-inverting Octal-bus Transceiver With 3-State Outpus.
MC14175B : CMOS/BiCMOS->4000 Family. Quad Type D Flip-flop. The MC14175B quad type D flipflop is constructed with MOS Pchannel and Nchannel enhancement mode devices in a single monolithic structure. Each of the four flipflops is positiveedge triggered by a common clock input (C). An activelow reset input (R) asynchronously resets all flipflops. Each flipflop has independent Data (D) inputs and complementary.
SN54F283FK : 4-bit Binary Full Adders With Fast Carry. SN74F283 4-BIT BINARY FULL ADDERS WITH FAST CARRY Full-Carry Look-Ahead Across the Four Bits Systems Achieve Partial Look-Ahead Performance With the Economy of Ripple Carry Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs The is a full adder that performs the addition of two 4-bit.
SN74ABT162601DGG : 18-bit Universal Bus Transceivers With 3-state Outputs. Members of the Texas Instruments Widebus TM Family B-Port Outputs Have Equivalent 25- Series Resistors, So No External Resistors Are Required State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation UBT TM (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked,.
SN74ABT823DB : 9-bit Bus-interface Flip-flops With 3-state Outputs. State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) V at VCC = 25°C High-Impedance State During Power Up and Power.
SN74CB3Q3384ADBQR : Standard Bus Switches. ti SN74CB3Q3384A, 10-Bit 2.5-V/3.3-V Low-voltage Fet Bus Switch.
SN74F240DB : Octal Buffers/drivers With 3-state Outputs. 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers,.
SN74LVC1G66DBVR : Analog Switches. ti SN74LVC1G66, Single Analog Switch. NanoStar and NanoFree Packages to 5.5-V VCC Operation Inputs Accept Voltages 5.5 V Max tpd 3.3 V High On-Off Output Voltage Ratio High Degree of Linearity High Speed, Typically 0.5 ns (VCC = 50 pF) Low On-State Resistance, Typically 5.5 (VCC 4.5 V) Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD - 2000-V Human-Body.
SN74LVCZ245ADB : Octal Bus Transceiver With 3-state Outputs. EPIC TM (Enhanced-Performance Implanted CMOS) Submicron Process Typical VOLP (Output Ground Bounce) V at VCC = 25°C Typical VOHV (Output VOH Undershoot) V at VCC = 25°C Ioff and Power-Up 3-State Support Hot Insertion Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC) Latch-Up Performance Exceeds 100 mA Per JESD.
SN74S09D : ti SN74S09, Quad 2-input Positive-and Gates With Open Collector Outputs.
I74F27D,602 : F/FAST SERIES, TRIPLE 3-INPUT NOR GATE, PDSO14. s: Gate Type: NOR ; Supply Voltage: 5V ; Logic Family: TTL ; Inputs: 3 ; Propagation Delay: 7 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 14 ; IC Package Type: Other, PLASTIC, SO-14.
SN74LS47DRE4 : LS SERIES, SEVEN SEGMENT DECODER/DRIVER, INVERTED OUTPUT, PDSO16. s: Function: Decoder ; Output Lines: 7-Segment ; Supply Voltage: 5V ; Package Type: SOP, GREEN, SOP-16 ; Logic Family: TTL ; Number of Pins: 16 ; Propagation Delay: 100 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
U4L96L0251D : DUAL MONOSTABLE MULTIVIBRATOR, UUC. s: Supply Voltage: 5V ; : Complementary Output ; Package Type: Other, DIE ; Propagation Delay: 80 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).
854058AGLF : 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO24. s: Output Characteristics: Complementary Output ; Supply Voltage: 3.3V ; Package Type: TSSOP, 4.40 X 7.80 MM, 0.92 MM HEIGHT, MS-153, TSSOP-24 ; Number of Pins: 24 ; Inputs: 8 ; Operating Temperature: -40 to 85 C (-40 to 185 F).