|
|
Part: 74ALS164D
Category:
Description: 74ALS164; 8 Bit Serial in Parallel Out Shift Register
Company: Philips Semiconductors
Datasheet: Download 74ALS164D datasheet File size : 67 kB
Request For quote: Find where to buy 74ALS164D
Datasheet text preview:
INTEGRATED CIRCUITS
74ALS164 8bit serialin parallelout shift register
Product specification IC05 Data Handbook 1991 Feb 08
Philips Semiconductors
Philips Semiconductors
Product specification
8-bit serial-in parallel-out shift register
74ALS164
FEATURES
· Gated serial data inputs · Typical shift frequency of 75MHz · Asynchronous master reset · Buffered clock and data inputs · Fully synchronous data transfer
DESCRIPTION
The 74ALS164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (Dsa, Dsb); either input can be used as an active-high enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied High. Data shifts one place to the right on each Low-to-high transition of the clock (CP) input, and enters into Q0 the logical AND of the two data inputs (Dsa, Dsb) that existed one setup time before the rising edge. A Low level on the Master reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs Low.
PIN CONFIGURATION
Dsa Dsb Q0 Q1 Q2 Q3 GND 1 2 3 4 5 6 7 14 VCC 13 Q7 12 Q6 11 Q5 10 Q4 9 8 MR CP
SF00717
TYPE 74ALS164
TYPICAL fM A X 75MHz
TYPICAL SUPPLY CURRENT (TOTAL) 10mA
ORDERING INFORMATION
ORDER CODE DESCRIPTION COMMERCIAL RANGE VCC = 5V ±10%, Tamb = 0°C to +70°C 74ALS164N 74ALS164D DRAWING NUMBER SOT27-1 SOT108-1
14-pin plastic DIP 14-pin plastic SO
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS Dsa, Dsb CP MR Q0 Q7 Data inputs Clock Pulse input (active rising edge) Master Reset input (active-Low) Data outputs DESCRIPTION 74ALS (U.L.) HIGH/LOW 1.0/1.0 1.0/1.0 1.0/1.0 20/80 LOAD VALUE HIGH/LOW 20µA/0.1mA 20µA/0.1mA 20µA/0.1mA 0.4mA/8mA
NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state.
LOGIC SYMBOL
IEC/IEEE SYMBOL
SRG8 8 1 2 9 1 R & C1/
8 9
CP MR
Dsa
Dsb
2
1D
3 4 5 6 10
Q0 Q1 Q3 Q4 Q0 Q1 Q3 Q4
3
4
5
6 10 11
12 13
11 12
VCC = Pin 14 GND = Pin 7
13
SF00713
SF00714
1991 Feb 08
2
8531510 01670
Philips Semiconductors
Product specification
8-bit serial-in parallel-out shift register
74ALS164
LOGIC DIAGRAM
Dsa Dsb 1 2 D Q CP RD 8 D Q CP RD D Q CP RD D Q CP RD D Q CP RD D Q CP RD D Q CP RD D Q CP RD
CP
MR 9 VCC = Pin 14 GND = Pin 7 3 Q0 Q1 4 Q2 5 Q3 6 10 Q4 11 Q5 12 Q6 13 Q7
SF00715
MODE SELECT FUNCTION TABLE
INPUTS MR L H H H H CP X Dsa X l l h h Dsb X l h l h Q0 L L L L H Q1 L q0 q0 q0 q0 Q2 L q1 q1 q1 q1 OUTPUTS Q3 L q2 q2 q2 q2 Q4 L q3 q3 q3 q3 Q5 L q4 q4 q4 q4 Q6 L q5 q5 q5 q5 Q7 L q6 q6 q6 q6 Shift OPERATING MODE MODE Reset (Clear)
NOTES: H = High voltage level h = High voltage level one setup time prior to the Low-to-High clock transition L = Low voltage level l = Low voltage level one setup time prior to the Low-to-High clock transition qn = Lower case letter indicate the state of the referenced output one setup time prior to the Low-to-High clock transition. X = Don't care = Low-to-High clock transition
APPLICATION
The 74ALS164 can be cascaded to form synchronous shift registers of longer length. Here, two devices are combined to form a 16-bit shift register.
CLEAR CLOCK CP DATA ENABLE Dsa Dsb Q0 Q1 MR Dsa CP MR
74ALS164
H Q2 Q3 Q4 Q5 Q6 Q7
Dsb Q0 Q1
74ALS164
Q2 Q3 Q4 Q5 Q6 Q7
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9 D10 D11 D12 D13 D14 D15
SC00063
1991 Feb 08
3
Philips Semiconductors
Product specification
8-bit serial-in parallel-out shift register
74ALS164
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in High output state Current applied to output in Low output state Operating free-air temperature range Storage temperature range PARAMETER RATING 0.5 to +7.0 0.5 to +7.0 30 to +5 0.5 to VCC 16 0 to +70 65 to +150 UNIT V V mA V mA °C °C
RECOMMENDED OPERATING CONDITIONS
LIMITS SYMBOL VCC VIH VIL IIk IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Operating free-air temperature range 0 PARAMETER MIN 4.5 2.0 0.8 18 0.4 8 +70 NOM 5.0 MAX 5.5 UNIT V V V mA mA mA °C
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL VOH VOL VIK II IIH IIL IO ICC PARAMETER High-level output voltage Low-level output voltage output voltage Input clamp voltage Input current at maximum input voltage High-level input current Low-level input current Output current3 Supply current (total) TEST CONDITIONS1 CONDITIONS VCC±10%, VIL = MAX, VIH = MIN, IOH = MAX VCC = MIN, VIL = MAX, , , VIH = MIN VCC = MIN, II = IIK VCC = MAX, VI = 7.0V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.5V VCC = MAX, VO = 2.25V VCC = MAX 30 10 IOL = 4mA IOL = 8mA LIMITS MIN VCC 2 0.25 0.35 0.73 0.4 0.50 1.5 100 20 0.1 112 15 TYP2 MAX UNIT V V V V µA µA mA mA mA
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb = 25°C. 3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
1991 Feb 08
4
Philips Semiconductors
Product specification
8-bit serial-in parallel-out shift register
74ALS164
AC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = 0°C to +70°C VCC = +5.0V ± 10% CL = 50pF, RL = 500 MIN fMAX tPLH tPHL tPHL Maximum clock frequency Propagation delay CP to Qn Propagation delay, MR to Qn Waveform 1 Waveform 1 Waveform 2 50 5.0 6.0 8.0 13.0 15.0 18.0 MAX MHz ns ns UNIT
AC SETUP REQUIREMENTS
LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = 0°C to +70°C VCC = +5.0V ± 10% CL = 50pF, RL = 500 MIN tsu(H) tsu(L) th(H) th(L) tw(H) tw(L) tw(L) tREC Setup time, High or Low Dn to CP Hold time, High or Low Dn to CP Clock pulse width, High or Low MR pulse width, Low Recovery time, MR to CP Waveform 3 Waveform 3 Waveform 1 Waveform 2 Waveform 2 6.0 5.0 0 0 10.0 7.0 6.0 6.0 MAX ns ns ns ns ns UNIT
AC WAVEFORMS
For all waveforms, VM = 1.3V. The shaded areas indicate when the input is permitted to change for predictable output performance.
1/fmax MR CP VM tw(H) tPHL VM tw(L) tPLH VM CP tPHL VM VM tw(L) tREC VM VM VM
Qn
SF00294
Qn
Waveform 1. Propagation Delay for Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency
VM
SC00065
Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Clock Recovery Time
Dn
VM tsu(H)
VM th(H)
VM tsu(L)
VM th(L)
CP
VM
VM
SC00064
Waveform 3. Data Setup and Hold Times
1991 Feb 08
5
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
