|
|
Part: 74ALS240AN
Category:
Description: 74ALS240A/74ALS240A 1; Octal Inverter Buffer (3-State)
Company: Philips Semiconductors
Datasheet: Download 74ALS240AN datasheet File size : 67 kB
Request For quote: Find where to buy 74ALS240AN
Datasheet text preview:
INTEGRATED CIRCUITS
74ALS240A/74ALS240A1 Octal inverter buffer (3State)
Product specification IC05 Data Handbook 1991 Feb 08
Philips Semiconductors
Philips Semiconductors
Product specification
Octal inverter buffer (3-State)
74ALS240A/ 74ALS240A-1
FEATURES
· Octal bus interface · 3-State buffer outputs sink 24mA and source 15mA · The -1 version sinks 48 mA
DESCRIPTION
The 74ALS240A is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two output enables, OEa and OEb, each controlling four of the 3-State outputs. The 74ALS240A-1 sinks 48 mA IOL if the VCC is limited to 5.0V ±0.25V. TYPICAL PROPAGATION DELAY 4.5ns 4.5ns TYPICAL SUPPLY CURRENT (TOTAL) 15mA 15mA
PIN CONFIGURATION
OEa Ia0 Yb0 Ia1 Yb1 Ia2 Yb2 Ia3 Yb3 1 2 3 4 5 6 7 8 9 20 VCC 19 OEb 18 Ya0 17 Ib0 16 Ya1 15 Ib1 14 Ya2 13 Ib2 12 Ya3 11 Ib3
GND 10
SF00320
ORDERING INFORMATION
ORDER CODE DESCRIPTION COMMERCIAL RANGE VCC = 5V ±10%, Tamb = 0°C to +70°C 74ALS240AN, 74ALS240A-1N 74ALS240AD, 74ALS240A-1D 74ALS240ADB, 74ALS240A-1DB DRAWING NUMBER
TYPE 74ALS240A 74ALS240A-1
20-pin plastic DIP 20-pin plastic SOL 20-pin plastic SSOP Type II
SOT146-1 SOT163-1 SOT339-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS Ian, Ibn OEa, OEb Yan, Ybn Yan, Ybn Data inputs Output Enable inputs (active-Low) Data outputs Data outputs (-1 version) DESCRIPTION 74ALS (U.L.) HIGH/LOW 1.0/1.0 1.0/1.0 750/240 750/480 LOAD VALUE HIGH/LOW 20µA/0.1mA 20µA/0.1mA 15mA/24mA 15mA/48mA
NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state.
LOGIC SYMBOL
2 4 6 8 17 15 13 11
IEC/IEEE SYMBOL
1 19 Ia0 Ia1 Ia2 Ia3 Ib0 Ib1 Ib2 Ib3 EN1 EN2 18 16 14 12 2 3 5 7 9
2 4 6
2D
1
1 19
OEa OEb
8 Ya0 Ya1 Ya2 Ya3 Yb0 Yb1 Yb2 Yb3 17 15 18 VCC = Pin 20 GND = Pin 10 16 14 12 3 5 7 9 13 11
SF00321
SF00322
1991 Feb 08
2
8531244 01670
Philips Semiconductors
Product specification
Octal inverter buffer (3-State)
74ALS240A/ 74ALS240A-1
LOGIC DIAGRAM
Ia0 2 18 Ya0 Ib0 17 3 Yb0
FUNCTION TABLE
INPUTS OEa L L Ia L H X OEb L L H Ib L H X OUTPUTS Ya H L Z Yb H L Z
Ia1
4
16
Ya1
Ib1
15
5
Yb1
Ia2
6
14
Ya2
Ib2
13
7
Yb2
H H L X Z = = = =
Ia3
8
12
Ya3
Ib3
11
9
Yb3
OEa
1
OEb
10
High voltage level Low voltage level Don't care High impedance "off" state
VCC = Pin 20 GND = Pin 10
SF00323
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in High output state All versions Current applied to output in Low output state applied to output in Low output state Operating free-air temperature range Storage temperature range -1 version PARAMETER RATING 0.5 to +7.0 0.5 to +7.0 30 to +5 0.5 to VCC 48 96 0 to +70 65 to +150 UNIT V V mA V mA mA °C °C
RECOMMENDED OPERATING CONDITIONS
SYMBOL VCC VIH VIL IIK IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current All versions Low-level output current output current Operating free-air temperature range -1 version 0 PARAMETER MIN 4.5 2.0 0.8 18 15 24 48
1
LIMITS NOM 5.0 MAX 5.5 UNIT V V V mA mA mA mA °C
+70
NOTE: 1. The 48mA limit applies only under the condition of VCC = 5.0V ±5%.
1991 Feb 08
3
Philips Semiconductors
Product specification
Octal inverter buffer (3-State)
74ALS240A/ 74ALS240A-1
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL PARAMETER TEST CONDITIONS1 CONDITIONS VCC±10%, VIL = MAX, , VIH = MIN VCC = MIN, VIL = MAX, VIH = MIN All versions versions VOL Low-level output voltage out voltage -1 version VIK II IIH IIL IOZH IOZL IO ICC Input clamp voltage Input current at maximum input voltage High-level input current Low-level input current Off-state output current, High-level voltage applied Off-state output current, Low-level voltage applied Output current3 ICCH Supply current (total) ICCL ICCZ VCC = MAX VCC = MIN, VIL = MAX, , , VIH = MIN VCC = 4.75V, VIL = MAX, VIH = MIN VCC = MIN, II = IIK VCC = MAX, VI = 7.0V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.4V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.4V VCC = MAX, VO = 2.25V 30 2.5 19.5 23 IOH = 0.4mA IOH = 3mA IOH = 15mA IOL = 12mA IOL = 24mA IOL = 48mA LIMITS MIN VCC 2 2.4 2.0 0.25 0.35 0.35 0.73 0.40 0.50 0.50 1.5 0.1 20 0.1 20 20 112 11 23 30 V V V V mA µA mA µA µA mA mA mA 3.2 TYP2 MAX UNIT V V
VOH
High-level output voltage out voltage
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb = 25°C. 3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
AC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = 0°C to +70°C VCC = +5.0V ± 10% CL = 50pF, RL = 500 MIN tPLH tPHL tPZH tPZL tPHZ tPLZ Propagation delay In to Yn Output Enable time to High or Low level Output disable time from High or Low level Waveform 1 Waveform 2 Waveform 3 Waveform 2 Waveform 3 2.0 2.0 2.0 3.0 2.0 3.0 MAX 9.0 9.0 10.0 12.0 10.0 12.0 ns ns ns UNIT
1991 Feb 08
4
Philips Semiconductors
Product specification
Octal inverter buffer (3-State)
74ALS240A/ 74ALS240A-1
AC WAVEFORMS
For all waveforms, VM = 1.3V.
Ian, Ibn VM tPHL VM tPLH
Yn
VM
VM
SF00328
Waveform 1. Propagation Delay for Non-Inverting Output
OEn
VM tPZH
VM tPHZ
OEn
VM tPZL
VM tPLZ 3.5V VM VOL +0.3V
VOH 0.3V Yn 0V
Yn
VM
SC00077
SC00078
Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level
Waveform 3. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level
TEST CIRCUIT AND WAVEFORMS
V CC 7.0V NEGATIVE PULSE 90% VM 10% tTHL (tff) CL RL tw VM 10% tTLH (tr ) 0.3V 90% AMP (V)
V IN PULSE GENERATOR RT D.U.T.
VOUT
RL
tTLH (tr ) 90%
tTHL (tf ) AMP (V) 90% VM tw 10% 0.3V
Test Circuit for 3-State Outputs SWITCH POSITION TEST SWITCH closed tPLZ, tPZL All other open
POSITIVE PULSE 10%
VM
Input Pulse Definition INPUT PULSE REQUIREMENTS Family Amplitude VM 74ALS 3.5V 1.3V Rep.Rate 1MHz tw 500ns tTLH 2.0ns tT H L 2.0ns
DEFINITIONS: RL = Load resistor; see AC electrical characteristics for value. CL = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
SC00072
1991 Feb 08
5
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
