|Category||Logic => Flip-Flops|
|Description||74ALVCH16374; 2.5 V / 3.3 V 16-bit Edge-triggered D-type Flip-flop (3-State);; Package: SOT370-1 (SSOP48)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 74ALVCH16374 datasheet
|Cross ref.||Similar parts: 74ALVCH16374DGG, 74ALVCH16374DT, 74ALVCH16374DTR, HD74ALVCH162374, HD74ALVCH16374, IDT74ALVC16374PA, IDT74ALVCH162374PA, IDT74ALVCH16374PA, PI74ALVCH16374A, SN74ALVC16374DGGR|
Product specification Supersedes data of 1997 Mar 21 IC24 Data Handbook 1998 Jun 18
Wide supply voltage range 3.6 V Complies with JEDEC standard no. 8-1A CMOS low power consumption MULTIBYTETM flow-through standard pin-out architecture Low inductance multiple VCC and ground pins for minimum noise
Direct interface with TTL levels All data inputs have bushold Output drive capability 50 transmission lines @ 85°C Current drive 3.0 VDESCRIPTION
The a 16-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-State outputs for bus oriented applications. Incorporates bus hold data inputs which eliminate the need for external pull-up or pull-down resistors to hold unused inputs. The 74ALVCH16374 consists of 2 sections of eight edge-triggered flip-flops. A clock (CP) input and an output enable (OE) are provided per 8-bit section. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition. When OE is LOW, the contents of the flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.
GND = 0V; Tamb 2.5 ns SYMBOL tPHL/tPLH fMAX CI CPD PARAMETER Propagation delay to Qn Maximum clock frequency Input capacitance Power dissipation capacitance per flip flip-flop flop VI = GND to VCC1 Outputs enabled Outputs disabled CONDITIONS VCC = 30pF VCC = 50pF VCC = 2.5V VCC = 3.3V TYPICAL UNIT ns MHz pF
NOTE: 1. CPD is used to determine the dynamic power dissipation (PD in mW): PD = CPD + S (CL VCC2 × fo) where: fi = input frequency in MHz; CL = output load capacitance in pF; fo = output frequency in MHz; VCC = supply voltage V; S (CL VCC2 × fo) = sum of outputs.
PACKAGES 48-Pin Plastic SSOP Type III 48-Pin Plastic TSSOP Type II TEMPERATURE RANGE to +85°C OUTSIDE NORTH AMERICA DL 74ALVCH16374 DGG NORTH AMERICA DL ACH16374 DGG DWG NUMBER SOT370-1 SOT362-1
3-State flip-flop outputs Ground (0V) Positive supply voltage 3-State flip-flop outputs Output enable input (active LOW) Clock input Data inputs Data inputs Clock input
INPUTS OPERATING MODES Load and read register Load register and disable outputs CP Dn INTERNAL FLIP-FLOPS OUTPUTS to Q7
H = HIGH voltage level h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition L = LOW voltage level l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition Z = high impedance OFF-state ° = LOW-to-HIGH CP transition
|Related products with the same datasheet|
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|74ALVCH16374DGG 74ALVCH16374; 2.5 V / 3.3 V 16-bit Edge-triggered D-type Flip-flop (3-State);; Package: SOT370-1 (SSOP48)|
|74ALVCH16500 74ALVCH16500; 18-bit Universal Bus Transceiver (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH16501 74ALVCH16501; 18-bit Universal Bus Transceiver (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH16540 74ALVCH16540; 2.5 V / 3.3 V 16-bit Buffer/line Driver, Inverting, 5 V Input Tolerant (3-State);; Package: SOT370-1 (SSOP48)|
|74ALVCH16543 74ALVCH16543; 16-bit D-type Registered Transceiver; 3-state;; Package: SOT364-1 (TSSOP56)|
|74ALVCH16600 74ALVCH16600; 18-bit Universal Bus Transceiver (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH16601 74ALVCH16601; 18-bit Universal Bus Transceiver (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH16623 74ALVCH16623; 16-bit Transceiver With Dual Enable; 3-state;; Package: SOT362-1 (TSSOP48)|
|74ALVCH16646 74ALVCH16646; 16-bit Transceiver/register (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH1665 216-bit Transceiver/register With Dual Enable (3-state)|
|74ALVCH16652 74ALVCH16652; 16-bit Transceiver/register With Dual Enable; 3-state;; Package: SOT364-1 (TSSOP56)|
|74ALVCH16821 74ALVCH16821; 20-bit Bus-interface D-type Flip-flop' Positive-edge Trigger (3-State);; Package: SOT371-1 (SSOP56)|
|74ALVCH16823 74ALVCH16823; 18-bit Bus-interface D-type Flip-flop With Reset And Enable (3-State);; Package: SOT371-1 (SSOP56)|
|74ALVCH16825 74ALVCH16825; 18-bit Buffer/driver (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH16827 74ALVCH16827; 20-bit Buffer/line Driver, Non-inverting (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH16832 74ALVCH16832; 7-bit to 28-bit Address Register/driver With 3-state Outputs;; Package: SOT646-1 (TSSOP64)|
|74ALVCH16841 74ALVCH16841; 20-bit Bus Interface D-type Latch (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH16843 74ALVCH16843; 18-bit Bus-interface D-type Latch (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH16952 74ALVCH16952; 16-bit Registered Transceiver (3-State);; Package: SOT364-1 (TSSOP56)|
|74ALVCH32501 74ALVCH32501; 36-bit Universal Bus Transceiver With Direction Pin; 5 V Tolerant; 3-state;; Package: SOT537-1 (LFBGA114)|
|74ALVCHS162830 74ALVCHS162830; 18-bit to 36-bit Address Driver With Bus Hold (3-State);; Package: SOT647-1 (TSSOP80)|
HCF4086 : HCF->CMOS 4000B Series. Expandable 4 Wide 2 Input And-nOR GATE. MEDIUM-SPEED OPERATION tPHL = 90ns, tPLH = 140ns (Typ.) at 10V INHIBIT AND ENABLE INPUTS QUIESCENT CURRENT SPECIFIED TO 20V STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT = 100nA (MAX) AT VDD 25°C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD S FOR OF B SERIES.
HEF4069UBF : Hex Inverter. For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family s HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC Product File under Integrated Circuits, IC04 January 1995 The is a general purpose hex inverter. Each of the six inverters is a single stage. 14-lead DIL; plastic (SOT27-1) 14-lead DIL;.
MC14515BDWR2 : Multiplexers. 4-Bit Transparent Latch/4-to-16 Line Decoder, Package: Soic, Pins=24.
NC7SB3257 : CMOS/BiCMOS->4000 Family. Tinylogic Uhs Single 2-to-1 Multiplexer/demultiplexer Bus Switch.
PI5C3257C : Quad 2:1, Mux/demux Bus Switch w/ 2V Undershoot Protection. Quad 2:1 Mux/Demux BusSwitch with 2V Undershoot Protection Near zero propagation delay 5ohms switches connect inputs to outputs Direct bus connection when switches are ON Undershoot Protection to 2V (Data Inputs Only) Pin compatible with 74 series 257 logic devices Packages available: 16-pin 150 mil wide plastic QSOP (Q) 16-pin 173 mil wide plastic.
SN54AHCT86FK : Quadruple 2-input Exclusive-OR GATEs. The 'AHCT86 devices are quadruple 2-input exclusive-OR gates. These devices perform the Boolean function AB in positive logic. The SN54AHCT86 is characterized for operation over the full military temperature range SN74AHCT86 is characterized for operation from to 85°C. FUNCTION TABLE (each gate) INPUTS OUTPUT EPIC TM (Enhanced-Performance Implanted.
SN54AS286FK : 9-bit Parity Generators/checkers With Bus-driver Parity I/o Port. SN74AS286 9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT Generate Either Odd or Even Parity for Nine Data Lines Cascadable for n-Bit Parity Direct Bus Connection for Parity Generation or Checking by Using the Parity I/O Port Glitch-Free Bus During Power Up/Down Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip.
SN54LS191 : Synchronous Up/down Counters With Down/up Mode Control. SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP.
SN74ALVCH162835 : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. 18-bit Universal Bus Driver With 3-state Outputs.
SN74LS114D : Dual JK Negative Edge-triggered Flip-flop. The SN54/ 74LS114A offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform.
SN74LV373A : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. Octal Transparent D-type Latches With 3-state Outputs.
TC74ACT240FT : TC74ACT Series. Function = Octal Bus Buffer (3-state/inv) ;; Pins = 20.
TC7SZ125 : CMOS/BiCMOS->AC/ACT Family. Bus Buffer 3-state Output.
LCMXO2-1200UHC-4TG100C : FPGA, PQFP100. s: Device Type: FPGA ; Package Type: TQFP, Other, 14 X 14 MM, HALOGEN FREE AND ROHS COMPLIANT, TQFP-100 ; Pins: 100 ; Propagation Delay: 7.24 ns ; Operating Temperature: 0 to 85 C (32 to 185 F) ; Supply Voltage: 2.5V.
74AUP1T34GF : AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6. s: Gate Type: NON-INVERT ; Supply Voltage: 1.2V ; Logic Family: CMOS ; Inputs: 1 ; Propagation Delay: 33.5 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F) ; Pin Count: 6 ; IC Package Type: Other, 1 X 1 MM, 0.50 MM HEIGHT, PLASTIC, SOT-891, SON-6.