Details, datasheet, quote on part number: 74ALVCH16540
Part74ALVCH16540
CategoryLogic => Buffers/Drivers
Description74ALVCH16540; 2.5 V / 3.3 V 16-bit Buffer/line Driver, Inverting, 5 V Input Tolerant (3-State);; Package: SOT370-1 (SSOP48)
CompanyPhilips Semiconductors (Acquired by NXP)
DatasheetDownload 74ALVCH16540 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Product specification Supersedes data of 1996 Feb 07 IC24 Data Handbook 1997 Aug 11
FEATURES

Wide supply voltage range 3.6 V Complies with JEDEC standard no. 8-1A CMOS low power consumption MULTIBYTETM flow-through standard pin-out architecture Low inductance multiple VCC and ground pins for minimum noise

Direct interface with TTL levels Bus hold on all data inputs eliminates the need for external pull-up

DESCRIPTION

The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The a 16-bit inverting buffer/line driver with 3-State outputs. The 3-State outputs are controlled by the output enable inputs 1OEn and 2OEn. A HIGH on nOEn causes the outputs to assume a high impedance OFF-state. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer.

GND = 0V; Tamb tf 2.5ns SYMBOL PARAMETER Propagation delay to 2Yn Input capacitance Power dissipation capacitance per buffer VI = GND to VCC1 Outputs enabled Outputs disabled = 50pF VCC = 30pF VCC = 2.5V CONDITIONS TYPICAL UNIT ns pF

NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in mW): PD = CPD + S (CL VCC2 fo) where: fi = input frequency in MHz; CL = output load capacitance in pF; fo = output frequency in MHz; VCC = supply voltage V; S (CL VCC2 fo) = sum of outputs.

PACKAGES 48-Pin Plastic SSOP Type III 48-Pin Plastic TSSOP Type II TEMPERATURE RANGE to +85C OUTSIDE NORTH AMERICA DL 74ALVCH16540 DGG NORTH AMERICA DL ACH16540 DGG DWG NUMBER SOT370-1 SOT362-1



H = HIGH voltage level L = LOW voltage level X = don't care Z = high impedance OFF-state

 

Related products with the same datasheet
74ALVCH16540DGG
74ALVCH16540DL
Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)
74ALVCH16540DGG 74ALVCH16540; 2.5 V / 3.3 V 16-bit Buffer/line Driver, Inverting, 5 V Input Tolerant (3-State);; Package: SOT370-1 (SSOP48)
74ALVCH16543 74ALVCH16543; 16-bit D-type Registered Transceiver; 3-state;; Package: SOT364-1 (TSSOP56)
74ALVCH16600 74ALVCH16600; 18-bit Universal Bus Transceiver (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16601 74ALVCH16601; 18-bit Universal Bus Transceiver (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16623 74ALVCH16623; 16-bit Transceiver With Dual Enable; 3-state;; Package: SOT362-1 (TSSOP48)
74ALVCH16646 74ALVCH16646; 16-bit Transceiver/register (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH1665 216-bit Transceiver/register With Dual Enable (3-state)
74ALVCH16652 74ALVCH16652; 16-bit Transceiver/register With Dual Enable; 3-state;; Package: SOT364-1 (TSSOP56)
74ALVCH16821 74ALVCH16821; 20-bit Bus-interface D-type Flip-flop' Positive-edge Trigger (3-State);; Package: SOT371-1 (SSOP56)
74ALVCH16823 74ALVCH16823; 18-bit Bus-interface D-type Flip-flop With Reset And Enable (3-State);; Package: SOT371-1 (SSOP56)
74ALVCH16825 74ALVCH16825; 18-bit Buffer/driver (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16827 74ALVCH16827; 20-bit Buffer/line Driver, Non-inverting (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16832 74ALVCH16832; 7-bit to 28-bit Address Register/driver With 3-state Outputs;; Package: SOT646-1 (TSSOP64)
74ALVCH16841 74ALVCH16841; 20-bit Bus Interface D-type Latch (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16843 74ALVCH16843; 18-bit Bus-interface D-type Latch (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16952 74ALVCH16952; 16-bit Registered Transceiver (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH32501 74ALVCH32501; 36-bit Universal Bus Transceiver With Direction Pin; 5 V Tolerant; 3-state;; Package: SOT537-1 (LFBGA114)
74ALVCHS162830 74ALVCHS162830; 18-bit to 36-bit Address Driver With Bus Hold (3-State);; Package: SOT647-1 (TSSOP80)
74ALVCHS16830 74ALVCHS16830; 18-bit to 36-bit Address Driver With Bus Hold (3-State);; Package: SOT647-1 (TSSOP80)
74ALVCHT16835 74ALVCHT16835; 18-bit Registered Driver (3-State);; Package: SOT481-2 (TSSOP56)
74ALVT162240 74ALVT162240; 16-bit Inverting Buffer/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
Same catergory

100371 : Bipolar->ECL 100 Family. Low Power Triple 4-input Multiplexer With Enable.

5962-9557501QEA : D-Type Flip-Flops. ti SN5476, Dual J-k Flip-flops With Preset And Clear.

74LVC169D : 74LVC169; Presettable Synchronous 4-bit Up/down Binary Counter;; Package: SOT109 (SO16).

74LVC373A : 74LVC373A; Octal D-type Transparent Latch With 5 V Tolerant Inputs/outputs; (3-State);; Package: SOT163-1 (SO20), SOT339-1 (SSOP20), SOT360-1 (TSSOP20).

74V1T126S : Single Bus Buffer 3-state. HIGH SPEED: tPD 3.8 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC 1 A (MAX.) 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUT SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC (OPR) to 5.5V IMPROVED LATCH-UP IMMUNITY ORDER CODE:.

ACS08D : Radiation Hardened Quad 2-input And Gate. The Radiation Hardened is a Quad 2-Input AND Gate. For each gate, a HIGH level on both the A and B inputs results in a HIGH level on the Y output. A LOW level on either the or B input results in a LOW level on the Y output. All inputs are buffered and the outputs are designed for balanced propagation delay and transition times. The ACS08MS is fabricated.

MC100EPT21D : Differential Lvpecl to LVTTL Translator , Package: Soic, Pins=8. The is a Differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used only +3.3 V and ground are required. The small outline 8-lead SOIC package makes the EPT21 ideal for applications which require the translation of a clock or data signal. The VBB output allows this to be cap coupled in either single-ended or differential.

MC10161FN : Multiplexers. Binary to 1-8 Decoder (Low) , Package: Plcc, Pins=20. The MC10161 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are high, force all outputs high. The is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders.

MC10EP08DTR2 : 3.3V / 5V Differential 2-Input XOR/XNOR, Package: Tssop 8, Pins=8. The is a differential XOR/XNOR gate. The EP08 is ideal for applications requiring the fastest AC performance available. The 100 Series contains temperature compensation. 250 ps Typical Propagation Delay Maximum Frequency > 3 GHz Typical PECL Mode Operating Range: VCC 5.5 V with VEE 0 V NECL Mode Operating Range: VCC 0 V with VEE 5.5 V Open Input.

SN54ACT00FK : Quadruple 2-input Positive-nand Gates. Inputs Are TTL-Voltage Compatible EPIC TM (Enhanced-Performance Implanted CMOS) 1-m Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages The `ACT00 devices contain four independent 2-input NAND gates. Each gate.

SN74AS286 : Bipolar->AS Family. 9-bit Parity Generator/checker. SN74AS286 9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT Generate Either Odd or Even Parity for Nine Data Lines Cascadable for n-Bit Parity Direct Bus Connection for Parity Generation or Checking by Using the Parity I/O Port Glitch-Free Bus During Power Up/Down Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip.

SN74LS112AD : ti SN74LS112A, Dual J-k Negative-edge-triggered Flip-flops With Clear And Preset.

L9332 : Standard Functions Quad intelligent power low side switch. Quad power low side driver with 3 A output current capability Low RDSON typically 200 m and 25 C Internal output clamping structures with VFB 50 V for fast inductive load current re circulation Limited output voltage slew rate for low EMI Protected P compatible enable and input Wide operating supply voltage range 32 V Real time diagnostic functions:.

RD74HV1G00VSH1 : HV SERIES, 2-INPUT NAND GATE, PDSO5. s: Gate Type: NAND ; Supply Voltage: 10 ; Inputs: 2 ; Propagation Delay: 75 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 5 ; IC Package Type: Other, 1.20 X 1.60 MM, 0.50 MM PITCH, PLASTIC, USON-5.

 
0-C     D-L     M-R     S-Z