Details, datasheet, quote on part number: 74ALVCH16623
Part74ALVCH16623
CategoryLogic => Transceivers
Description74ALVCH16623; 16-bit Transceiver With Dual Enable; 3-state;; Package: SOT362-1 (TSSOP48)
CompanyPhilips Semiconductors (Acquired by NXP)
DatasheetDownload 74ALVCH16623 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Product specification Supersedes data of 1998 Aug 31 File under Integrated Circuits, IC24 1999 Sep 20

FEATURES Complies with JEDEC standard no. 8-1A CMOS low power consumption Direct interface with TTL levels MULTIBYTETM flow-through standard pin-out architecture All data inputs have bus hold circuitry Output drive capability 50 transmission lines at 85 °C Current drive 3.0 V. DESCRIPTION

The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. This 16-bit bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs (nOEAB, nOEBA). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual enable function configuration gives this transceiver the capability to store data by simultaneous enabling of nOEAB and nOEBA. Each output reinforces its input in this transceiver configuration. Thus, when all control inputs are enabled and all other data sources to the four sets of the bus lines are at high-impedance OFF-state, all sets of bus lines will remain at their last states. The 8-bit codes appearing on the two double sets of buses will be complementary. This device can be used as two 8-bit transceivers or one 16-bit transceiver. To ensure the high-impedance state during power-on or power-down, OEBA should be tied to VCC through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

QUICK REFERENCE DATA Ground = 0; Tamb = 25 °C; = 2.5 ns. SYMBOL tPHL/tPLH CI/O CI CPD PARAMETER propagation delay nAn, nBn to nBn, nAn input/output capacitance input capacitance power dissipation capacitance per buffer notes 1 and 2 outputs enabled outputs disabled Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW). PD = CPD fi + (CL VCC2 × fo) where: fi = input frequency in MHz; CL = output load capacitance in pF; fo = output frequency in MHz; VCC = supply voltage in Volts; (CL VCC2 × fo) = sum of outputs. 2. The condition VI = GND to VCC. 1999 Sep pF CONDITIONS = 30 pF; VCC = 50 pF; VCC 3.3 V TYPICAL ns pF UNIT

ORDERING INFORMATION PACKAGE TYPE NUMBER TEMPERATURE RANGE 74ALVCH16623DGG FUNCTION TABLE See note 1. INPUTS nOEAB Note H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state. PINNING PIN SYMBOL to 1B7 GND VCC to 1A0 nOEBA nAn A=B inputs Z A=B +85 °C PINS 48 PACKAGE TSSOP

DESCRIPTION output enable input (active HIGH) data inputs/outputs ground V) DC supply voltage data inputs/outputs output enable input (active LOW) data inputs/outputs data inputs/outputs


 

Related products with the same datasheet
74ALVCH16623DGG
74ALVCH16623DL
Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)
74ALVCH16623DGG 74ALVCH16623; 16-bit Transceiver With Dual Enable; 3-state;; Package: SOT362-1 (TSSOP48)
74ALVCH16646 74ALVCH16646; 16-bit Transceiver/register (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH1665 216-bit Transceiver/register With Dual Enable (3-state)
74ALVCH16652 74ALVCH16652; 16-bit Transceiver/register With Dual Enable; 3-state;; Package: SOT364-1 (TSSOP56)
74ALVCH16821 74ALVCH16821; 20-bit Bus-interface D-type Flip-flop' Positive-edge Trigger (3-State);; Package: SOT371-1 (SSOP56)
74ALVCH16823 74ALVCH16823; 18-bit Bus-interface D-type Flip-flop With Reset And Enable (3-State);; Package: SOT371-1 (SSOP56)
74ALVCH16825 74ALVCH16825; 18-bit Buffer/driver (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16827 74ALVCH16827; 20-bit Buffer/line Driver, Non-inverting (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16832 74ALVCH16832; 7-bit to 28-bit Address Register/driver With 3-state Outputs;; Package: SOT646-1 (TSSOP64)
74ALVCH16841 74ALVCH16841; 20-bit Bus Interface D-type Latch (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16843 74ALVCH16843; 18-bit Bus-interface D-type Latch (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16952 74ALVCH16952; 16-bit Registered Transceiver (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH32501 74ALVCH32501; 36-bit Universal Bus Transceiver With Direction Pin; 5 V Tolerant; 3-state;; Package: SOT537-1 (LFBGA114)
74ALVCHS162830 74ALVCHS162830; 18-bit to 36-bit Address Driver With Bus Hold (3-State);; Package: SOT647-1 (TSSOP80)
74ALVCHS16830 74ALVCHS16830; 18-bit to 36-bit Address Driver With Bus Hold (3-State);; Package: SOT647-1 (TSSOP80)
74ALVCHT16835 74ALVCHT16835; 18-bit Registered Driver (3-State);; Package: SOT481-2 (TSSOP56)
74ALVT162240 74ALVT162240; 16-bit Inverting Buffer/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT162241 74ALVT162241; 2.5V/3.3V 16-bit Buffer/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT162244 74ALVT162244; 2.5 V / 3.3 V 16-bit Buffer/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT162245 74ALVT162245; 2.5V/3.3V Alvt 16-bit Transceiver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT162344 74ALVT162344; 2.5 V / 3.3 V 1-to-4 Address Driver With 30 Ohm Termination Resistors (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56)
Same catergory

74F163A : Bipolar->F Family. Synchronous Presettable 4-Bit Binary Counter (Synchronous Reset).

74LVQ4066 : LVQ->HCMOS->Low Voltage. Quad Bilateral Switch. HIGH SPEED: tPD 0.4 ns (TYP.) at VCC 3.3 V tPD 0.1 ns (TYP.) at VCC 5 V LOW POWER DISSIPATION: ICC = 2µA (MAX.) at TA=25°C LOW "ON " LOW RESISTANCE RON 14 at VCC 3.3V , II/O 1 mA RON 12 at VCC 5.0V , II/O 1 mA SINE WAVE DISTORTION 0.04% at VCC = 1KHz OPERATING VOLTAGE RANGE: VCC(OPR) to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 4066 IMPROVED LATCH-UP.

CD4014BC : CMOS/BiCMOS->4000 Family. 8-stage Static Shift Register. The an 8-stage parallel input serial output shift register A parallel serial control input enables individual JAM inputs to each of 8 stages Q outputs are available from the sixth seventh and eighth stages All outputs have equal source and sink current capabilities and conform to standard ``B'' series output drive When the parallel serial control input.

CD4026BE : ti CD4026B, CMOS Decade Counter/divider With Decoded 7-Segment Display Outputs And Display Enable.

IDT54FCT161AT : Fast CMOS Synchronous Presettable Binary Counters. FAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS Std., A and C speed grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility ­ VOH = 3.3V (typ.) ­ VOL = 0.3V (typ.) High drive outputs (-15mA IOH, 48mA IOL) Meets or exceeds JEDEC standard 18 s Product available in Radiation Tolerant and Radiation Enhanced.

N74F786D : 4-bit Asynchronous Bus Arbiter. Arbitrates between 4 asynchronous inputs Separate grant output for each input Common output enable On board 4 input AND gate Metastable­free outputs Industrial temperature range available to +85°C) The is an asynchronous 4­bit arbiter designed for high speed real­time applications. The priority of arbitration is determined on a first­come first­served.

N74F846D : Bus Interface Latches. 74F841/74F842 10-bit bus interface latches, non-inverting/inverting 74F843 9-bit bus interface latch, non-inverting 74F845/74F846 8-bit bus interface latches, non-inverting/inverting (3-State) High speed parallel latches Extra data width for wide address/data paths or buses carrying The 74F841­74F846 bus interface latch series are designed to provide.

PI3VT3245 : 3.3V to 2.5V / 2.5V to 1.8V, 8-bit, 2-Port, Low Voltage Translator Bus Switch.

SN5438 : . SN74LS38, SN74S38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. SN74LS38, SN74S38 QUADRUPLE 2-INPUT POSITIVE-NAND.

SN54AC563 : Octal D-type Transparent Latches With 3-state Outputs. SN54AC563, SN74AC563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS 3-State Inverting Outputs Drive Bus Lines Directly Full Parallel Access for Loading Flow-Through Architecture to Optimize PCB Layout EPIC TM (Enhanced-Performance Implanted CMOS) 1-µm Process Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin.

SN74BCT29863BDW : Standard Transceivers. ti SN74BCT29863B, 9-Bit Bus Transceivers. BiCMOS Design Substantially Reduces ICCZ Functionally Equivalent to ALS29863 and AMD Am29863A Power-Up High-Impedance State ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015 Package Options Include Plastic Small-Outline Packages (DW), Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT) These.

SN74CBT16210 : Bus Oriented Circuits. 20-bit Fet Bus Switch. Member of Texas Instruments' Widebus TM Family 5- Switch Connection Between Two Ports TTL-Compatible Input Levels The SN74CBT16210 provides 20 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The device is organized as a dual 10-bit bus switch with.

SN74LVCH16374ADGGR : D-Type (3-State) Flip-Flops. ti SN74LVCH16374A, 16-Bit Edge-triggered D-type Flip-flop With 3-State Outputs.

SN74LVT162244A : CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage. 3.3-v Abt 16-bit Buffers/drivers With 3-state Outputs.

933739450623 : F/FAST SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16. s: Function: Decoder ; Supply Voltage: 5V ; Package Type: 3.90 MM, PLASTIC, MS-012AC, SOT-109, SO-16 ; Logic Family: TTL ; Number of Pins: 16 ; Propagation Delay: 9 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z