Digchip : Database on electronics components
Electronics components database



Details, datasheet, quote on part number: 74ALVCH16823DL
 
 
Part number74ALVCH16823DL
CategoryLogic => Flip-Flops
Description74ALVCH16823; 18-bit Bus-interface D-type Flip-flop With Reset And Enable (3-State);; Package: SOT371-1 (SSOP56)
CompanyPhilips Semiconductors (Acquired by NXP)
DatasheetDownload 74ALVCH16823DL datasheet
Request For QuoteFind where to buy 74ALVCH16823DL
 


 
Specifications, Features, Applications

74ALVCH16823 18-bit bus-interface D-type flip-flop with reset and enable (3-State)
FEATURES

· Wide supply voltage range to 3.6V· Complies with JEDEC standard no. 8-1A.· CMOS low power consumption· Direct interface with TTL levels· Current drive 3.0 V· MultibyteTMflow-through standard pin-out architecture· Low inductance multiple VCC and GND pins to minimize noise and

DESCRIPTION

The a 18-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. Incorporates bushold data inputs which eliminate the need for external pull-up resistors to hold unused inputs. The74ALVCH16823 consists of two sections of nine edge-triggered flip-flops. A clock (CP) input, an output-enable (OE) input, a Master reset (MR) input and a clock-enable( CE) input are provided for each total 9-bit section. With the clock-enable (CE) input LOW, the D-type flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition. Taking CE HIGH disables the clock buffer, thus latching the outputs. Taking the Master reset (MR) input LOW causes all the Q outputs to go LOW independently of the clock. When OE is LOW, the contents of the flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of flip-flops. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

· All data inputs have bus hold· Output drive capability 50 transmission lines @ 85°C

GND = 0V; Tamb tf 2.5ns SYMBOL tPHL/tPLH Fmax CI CPD PARAMETER Propagation delay to Qn Maximum clock frequency Input capacitance Power dissipation capacitance per latch VI = GND to VCC1 Outputs enabled Outputs disabled CONDITIONS VCC = 30pF VCC = 50pF VCC = 30pF VCC = 50pF TYPICAL UNIT ns MHz pF

NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in mW): PD = CPD + S (CL VCC2 × fo) where: fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage V; S (CL VCC2 × fo) = sum of outputs.

PACKAGES 56-Pin Plastic SSOP Type II 56-Pin Plastic TSSOP Type II TEMPERATURE RANGE to +85°C OUTSIDE NORTH AMERICA DL 74ALVCH16823 DGG NORTH AMERICA DL ACH16823 DGG DWG NUMBER SOT371-1 SOT364-1




Related products with the same datasheet
74ALVCH16823DGG  


Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)
74ALVCH16825 74ALVCH16825; 18-bit Buffer/driver (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16827 74ALVCH16827; 20-bit Buffer/line Driver, Non-inverting (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16832 74ALVCH16832; 7-bit to 28-bit Address Register/driver With 3-state Outputs;; Package: SOT646-1 (TSSOP64)
74ALVCH16841 74ALVCH16841; 20-bit Bus Interface D-type Latch (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16843 74ALVCH16843; 18-bit Bus-interface D-type Latch (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH16952 74ALVCH16952; 16-bit Registered Transceiver (3-State);; Package: SOT364-1 (TSSOP56)
74ALVCH32501 74ALVCH32501; 36-bit Universal Bus Transceiver With Direction Pin; 5 V Tolerant; 3-state;; Package: SOT537-1 (LFBGA114)
74ALVCHS162830 74ALVCHS162830; 18-bit to 36-bit Address Driver With Bus Hold (3-State);; Package: SOT647-1 (TSSOP80)
74ALVCHS16830 74ALVCHS16830; 18-bit to 36-bit Address Driver With Bus Hold (3-State);; Package: SOT647-1 (TSSOP80)
74ALVCHT16835 74ALVCHT16835; 18-bit Registered Driver (3-State);; Package: SOT481-2 (TSSOP56)
74ALVT162240 74ALVT162240; 16-bit Inverting Buffer/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT162241 74ALVT162241; 2.5V/3.3V 16-bit Buffer/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT162244 74ALVT162244; 2.5 V / 3.3 V 16-bit Buffer/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT162245 74ALVT162245; 2.5V/3.3V Alvt 16-bit Transceiver With 30 Ohm Termination Resistors (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT162344 74ALVT162344; 2.5 V / 3.3 V 1-to-4 Address Driver With 30 Ohm Termination Resistors (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56)
74ALVT16240 74ALVT16240; 16-bit Inverting Buffer/driver (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT16241 74ALVT16241; 2.5V/3.3V Alvt 16-bit Buffer/driver (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT16244 74ALVT16244; 2.5 V / 3.3 V 16-bit Buffer/driver (3-State);; Package: SOT370-1 (SSOP48)
74ALVT16245 74ALVT16245; 2.5V/3.3V Alvt 16-bit Transceiver (3-State);; Package: SOT362-1 (TSSOP48), SOT370-1 (SSOP48)
74ALVT16260 74ALVT16260; 12-bit to 24-bit Multiplexed D-type Latches (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56)
74ALVT162731 74ALVT162731; 2.5V/3.3V 1-to-4 Address Register/driver With 30 Ohm Termination Resistors (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56)