|
|
Part: 74F14
Category:
Logic
-> Schmitt Triggers
Description: 74F14; Hex Inverter Schmitt Trigger;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
Company: Philips Semiconductors
Datasheet: Download 74F14 datasheet File size : 93 kB
Request For quote: Find where to buy 74F14
Datasheet text preview:
INTEGRATED CIRCUITS
74F14 Hex inverter Schmitt trigger
Product specification IC15 Data Handbook 1990 Nov 26
Philips Semiconductors
Philips Semiconductors
Product specification
Hex inverter Schmitt trigger
74F14
FEATURE
· Industrial temperature range available (40°C to +85°C)
TYPE TYPICAL PROPAGATION DELAY 5.0ns TYPICAL SUPPLY CURRENT (TOTAL) 18mA
PIN CONFIGURATION
D0 Q0 D1 Q1 D2 Q2 1 2 3 4 5 6 7 14 13 12 11 10 9 8 VCC D5 Q5 D4 Q4 D3 Q3
74F14
DESCRIPTION
The 74F14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter free output signals. In addition, they have greater noise margin than conventional inverters. Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive-going and negative-going input threshold (typically 800mV) is determined internally by resistor ratios and is insensitive to temperature and supply voltage variations.
GND
SF00028
ORDERING INFORMATION
ORDER CODE DESCRIPTION 14-pin plastic DIP 14-pin plastic SO COMMERCIAL RANGE VCC = 5V ±10%, Tamb = 0°C to +70°C N74F14N N74F14D INDUSTRIAL RANGE VCC = 5V ±10%, Tamb = 40°C to +85°C I74F14N I74F14D PKG DWG # SOT27-1 SOT108-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS Dn Qn DESCRIPTION Data inputs Data output 74F (U.L.) HIGH/LOW 1.0/1.0 50/33 LOAD VALUE HIGH/LOW 20µA/0.6mA 1.0mA/20mA
NOTE: 1 One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.
LOGIC DIAGRAM
D0 D1 D2 D3 D4 D5 VCC = Pin 14 GND = Pin 7 1 3 5 9 11 13 2 4 6 8 10 12 Q0 Q1 Q2 Q3 Q4 Q5
FUNCTION TABLE
INPUTS Dn L H NOTES: H = High voltage level L = Low voltage level OUTPUT Qn H L
SF00029
November 26, 1990
2
853 0331 01123
Philips Semiconductors
Product specification
Hex inverter Schmitt trigger
74F14
LOGIC SYMBOL
IEC/IEEE SYMBOL
1 1 3 5 9 11 13 3 4
1
2
D0
D1 D2 D3 D4 D5
5
6
9 Q0 Q1 Q2 Q3 Q4 Q5 11 2 VCC = Pin 14 GND = Pin 7 4 6 8 10 12
8
10
13
12
SF00030
SF00031
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in high output state Current applied to output in low output state Commercial range Operating free-air temperature range free air temperature range Storage temperature range Industrial range PARAMETER RATING 0.5 to +7.0 0.5 to +7.0 30 to +5 0.5 to VCC 40 0 to +70 40 to +85 65 to +150 UNIT V V mA V mA °C °C °C
RECOMMENDED OPERATING CONDITIONS
SYMBOL PARAMETER MIN VCC VIH VIL IIk IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Commercial range Operating free air temperature range free air temperature range Industrial range 0 40 4.5 2.0 0.8 18 1 20 +70 +85 LIMITS NOM 5.0 MAX 5.5 V V V mA mA mA °C °C UNIT
November 26, 1990
3
Philips Semiconductors
Product specification
Hex inverter Schmitt trigger
74F14
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL VT+ VT VT VOH VOL VIK IT+ IT II IIH IIL IOS ICC PARAMETER Positive-going threshold Negative-going threshold Hysteresis (VT+ VT) High-level output voltage TEST CONDITIONS1 MIN VCC = 5.0V VCC = 5.0V VCC = 5.0V VCC = MIN, VI = VTMIN, IOH = MAX Low-level output voltage VCC = MIN, VI = VT+MAX, IOL = MAX Input clamp voltage Input current at positive-going threshold Input current at negative-going threshold Input current at maximum input voltage High-level input current Low-level input current Short-circuit output current3 Supply current (total) ICCH VCC = MIN, II = IIK VCC = 5.0V, VI = VT+ VCC = 5.0V, VI = VT VCC = MAX, VI = 7.0V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.5V VCC = MAX VCC = MAX VIN = GND -60 13 ±10%VCC ±5%VCC ±10%VCC ±5%VCC 1.4 0.7 0.4 2.5 2.7 3.4 0.30 0.30 -0.73 0 175 100 20 -0.6 -150 22 0.50 0.50 -1.2 LIMITS TYP2 1.7 0.9 0.8 MAX 2.0 1.1 V V V V V V V V µA µA µA µA mA mA mA UNIT
ICCL VCC = MAX VIN = 4.5V 23 32 mA NOTES: 1 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2 All typical values are at VCC = 5V, Tamb = 25°C. 3 Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.
AC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITION VCC = +5.0V Tamb = +25°C CL = 50pF, RL = 500 MIN tPLH tPHL Propagation delay Dn to Qn Waveform 1 4.0 3.5 TYP 6.5 5.0 MAX 8.5 6.5 VCC = +5.0V ± 10% Tamb = 0°C to +70°C CL = 50pF, RL = 500 MIN 4.0 3.5 MAX 9.5 7.0 VCC = +5.0V ± 10% Tamb = 40°C to +85°C CL = 50pF, RL = 500 MIN 3.0 3.5 MAX 10.5 9.0 ns UNIT
November 26, 1990
4
Philips Semiconductors
Product specification
Hex inverter Schmitt trigger
74F14
AC WAVEFORMS
Dn
VM tPHL
VM tPLH
Qn
VM
VM
SF00032
Waveform 1. Propagation delay for inverting outputs NOTE: For all waveforms, VM = 1.5V.
TEST CIRCUIT AND WAVEFORMS
V CC NEGATIVE PULSE V IN PULSE GENERATOR RT D.U.T. VOUT 90% VM 10% tTHL (tf ) CL RL tw VM 10% tTLH (tr ) 0V 90% AMP (V)
tTLH (tr ) 90% POSITIVE PULSE VM 10% tw
tTHL (tf ) AMP (V) 90% VM 10% 0V
Test Circuit for Totem-Pole Outputs DEFINITIONS: RL = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
Input Pulse Definition INPUT PULSE REQUIREMENTS family amplitude VM 74F 3.0V 1.5V rep. rate 1MHz tw 500ns tTLH 2.5ns tT H L 2.5ns
SF00006
November 26, 1990
5
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
