Details, datasheet, quote on part number: 74F378
CategoryLogic => Flip-Flops => Bipolar->F Family
TitleBipolar->F Family
Description74F378; Hex D Flip-flop With Enable
CompanyPhilips Semiconductors (Acquired by NXP)
DatasheetDownload 74F378 datasheet
Find where to buy


Features, Applications


6-bit high-speed parallel register Positive edge-triggered D-type inputs Fully buffered common Clock and Enable inputs Input clamp diodes limit high speed termination effects Fully TTL and CMOS compatible


The 74F378 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low. The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transformed to the corresponding flop-flop's Q output. The E input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.

PINS CP E Data inputs Clock pulse input (active rising edge) Enable input (active low) DESCRIPTION 74F (U.L.) HIGH/LOW LOAD VALUE HIGH/LOW 20µA/0.6mA 1.0mA/20mA

­ Q5 Data outputs NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.

INPUTS h l OUTPUTS H L OPERATING MODE Load "1" Load "0" Hold (do nothing)

X no change X no change High-voltage level High-voltage level one setup time prior to the Low-to-High clock transition Low-voltage level Low-voltage level one setup time prior to the Low-to-High clock transition Don't care Low-to-High clock transition


Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)
74F379A 74F379A; Quad Register;; Package: SOT109 (SO16), SOT38-4 (DIP16)
74F38 74F38; Quad 2-input NAND Buffer (open Collector);; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
74F381 Arithmetic Logic Unit
74F382 74F382; Arithmetic Logic Unit
74F385 Quad Serial Adder/subtractor
74F3893 Quad Futurebus Backplane Transceiver
74F393 74F393; Dual 4-bit Binary Ripple Counter;; Package: SOT27-1 (DIP14)
74F395 4-bit Cascadable Shift Register (3-state)
74F399 74F399; Quad 2-port Register;; Package: SOT109 (SO16), SOT38-4 (DIP16)
74F40 74F40; Dual 4-input NAND Buffer
74F455 Buffers/drivers
74F456 74F456; Octal Buffer/driver With Parity, Non-inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24)
74F50109 74F50109; Synchronizing Dual J-k Positive Edge-triggered Flip-flop With Metastable Immune Characteristics;; Package: SOT109 (SO16), SOT38-4 (DIP16)
74F50728 74F50728; Synchronizing Cascaded Dual Positive Edge-triggered D-type Flip-flop;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
74F50729 74F50729; Synchronizing Dual D-type Flip-flop With Edge-triggered Set And Reset And Metastable Immune Characteristics;; Package: SOT27-1 (DIP14)
74F5074 74F5074; Synchronizing Dual D-type Flip-flop/clock Driver;; Package: SOT27-1 (DIP14)
74F51 74F51; Dual 2-wide 2-input, 2-wise 3-input And-or-invert Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
74F521 74F521; 8-bit Identity Comparator;; Package: SOT146-1 (DIP20), SOT163 (SO20)
74F524 74F524; 8-bit Register Comparator (open-collector + 3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)
74F5300 74F5300; Fiber Optic Led Driver;; Package: SOT96 (SO8), SOT97-1 (DIP8)

74AHC30PW : 74AHC30; 74AHCT30; 8-input NAND Gate;; Package: SOT108-1 (SO14), SOT402-1 (TSSOP14)

74ALS245A1 : Bus Oriented Circuits 74ALS245A/74ALS245A 1; Octal Transceiver (3-State)

74ALVT16260 : 74ALVT16260; 12-bit to 24-bit Multiplexed D-type Latches (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56)

74F843 : 74F841/74F842/74F843/74F845/74F846; Bus Interface Latches;; Package: SOT137 (SO24), SOT222-1 (DIP24)

74HC/HCT4067 : CMOS/BiCMOS->HC/HCT Family 16-channel Analog Multiplexer/demultiplexer

74HCT00PW : 74HC00; 74HCT00; Quad 2-input NAND Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14), Uncased Die

BSS63 : BSS63; PNP High-voltage Transistor;; Package: SOT23 (SST3)

P8XC591VFX : P8XC591; Single-chip 8-bit Microcontroller With CAN Controller

TDA8754HL/27 : TDA8754; Triple 8-bit Video ADC up to 270 Msps;; Package: SOT486-1 (LQFP144)

UDA1320ATS : UDA1320ATS; Low-cost Stereo Filter DAC

ISP1504A1ET : ULPI Hi-Speed Universal Serial Bus On-The-Go transceiver The ISP1504A1; ISP1504C1 (ISP1504x1) is a Universal Serial Bus (USB) On-The-Go (OTG) transceiver that is fully compliant with Universal Serial Bus Specification Rev. 2.0, On-The-Go Supplement to the USB 2.0 Specification Rev. 1.2 and UTMI+ Lo

Same catergory

54FCT273D : Octal D-type Flip-flop. The 'FCT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding.

5962-8859001FA : ti SN54ALS133, 13-Input Positive-nand Gates. Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These devices contain a 13-input positive-NAND gate. They perform the following Boolean functions in positive logic: Y = ABCDEFGHIJKLM + M The SN54ALS133 is characterized for operation over the full military temperature.

74HC/HCT366 : CMOS/BiCMOS->HC/HCT Family. Hex Buffer/line Driver; 3-state; Inverting.

74HC594 : 74HC/HCT594; 8-bit Shift Register With Output Register;; Package: SOT109-1 (SO16), SOT338-1 (SSOP16), SOT38-4 (DIP16).

74HC643 : Bus Oriented Circuits. 74HC/HCT643; Octal Bus Transceiver; 3-state; True/inverting.

CD4013BCJ : Dual D Flip-flop. The CD4013B dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors Each flip-flop has independent data set reset and clock inputs and ``Q'' and ``Q'' outputs These devices can be used for shift register applications and by connecting ``Q'' output to the data input for counter.

CD74HC173 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Quad D-type Flip-flop, Three-state.

CD74HC245E : Standard Transceivers. ti CD74HC245, High Speed CMOS Logic Non-inverting Octal-bus Transceivers With 3-State Outputs.

CY74FCT399ATQCT : Multiplexers. ti CY74FCT399T, Quadruple 2-Input Multiplexers With Storage.

FSTD3125 : 4-Bit Bus Switch With Level Shifting. The Fairchild Switch FSTD3125 provides four high-speed CMOS TTL-compatible bus switches. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to VCC has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V.


HD74LV1G02A : . Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.

IDT74FCT162374 : CMOS/BiCMOS->FCT/FCT-T Family. Fast CMOS 16-bit Register (3-state).

MC74VHC244DTR2 : Buffers. Octal 3-State Driver, Package: Tssop, Pins=20. The is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology. The is a noninverting 3­state buffer, and has two active­low output enables. This device is designed to be used with 3­state memory address drivers, etc. The internal circuit is composed of three stages, including a buffer output which provides high noise.

PI74STX1G08 : 2-Input And Gate. High-speed: tPD = 2.4ns typical into @ 5V VCC Broad operating range: VCC 1.65V 5.5V Power down high-impedance inputs/outputs High output drive: at 3V VCC Package: 5-pin space saving SOT23 and SC70 The a 2-Input AND Gate that operates over the to 5.5V VCC operating range. Pericoms PI74STX series of products are produced using the Companys advanced submicron.

SN54LVCH245A : Bus Oriented Circuits. Octal Bus Transceivers With 3-state Outputs. Operate From 3.6 V Inputs Accept Voltages 5.5 V Max tpd 3.3 V Typical VOLP (Output Ground Bounce) V at VCC = 25°C Typical VOHV (Output VOH Undershoot) V at VCC = 25°C Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC) Ioff Supports Partial-Power-Down Mode Operation Bus Hold on Data Inputs Eliminates the Need for External.

SN74LS366D : 3-state Hex Buffers. These devices are high speed hex buffers with 3-state outputs. They are organized as single / 4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E) is LOW. When the Output Enable (E) is HIGH, the outputs are forced to a high impedance "off" state.

A32300DX-1CQ256I : FPGA, 3749 CLBS, 30000 GATES, CQFP256. s: System Gates: 30000 ; Logic Cells / Logic Blocks: 3749 ; Package Type: QFP, Other, CAVITY-UP, CERAMIC, QFP-256 ; Logic Family: CMOS ; Pins: 256 ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Supply Voltage: 5V.

0-C     D-L     M-R     S-Z