Details, datasheet, quote on part number: 74F379A
Part74F379A
CategoryLogic => Drivers => Registered drivers
TitleRegistered drivers
Description74F379A; Quad Register;; Package: SOT109 (SO16), SOT38-4 (DIP16)
CompanyPhilips Semiconductors (Acquired by NXP)
DatasheetDownload 74F379A datasheet
  

 

Features, Applications

FEATURES

Edge­triggered D­type inputs Buffered positive edge­triggered clock Buffered common enable input True and complementary outputs Offers light loading PNP inputs (IIL = ­20µA)

DESCRIPTION

The a 4­bit register with buffered common enable (E). This device is similar to the 74F175A but features the common enable rather than common master reset.

ORDER CODE DESCRIPTION 16­pin plastic DIP 16­pin plastic SO COMMERCIAL RANGE VCC 5V ±10%, Tamb N74F379AN N74F379AD PKG, DWG. SOT38­4 SOT109­1

TYPE PINS ­ Q3 Data inputs Clock pulse input (active rising edge) Enable input (active low) True outputs DESCRIPTION 74F (U.L.) HIGH/ LOW LOAD VALUE HIGH/LOW 1.0mA/20mA 15mA/20mA

­ Q3 Complementary outputs Note to input and output loading and fan out table 1. One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.

l L Notes to function table H = High­voltage level h = High state must be present one setup time before the low­to­high clock transition L = Low­voltage level l = Low state must be present one setup time before the low­to­high clock transition NC= No change X = Don't care = Low­to­high clock transition


 

Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)
74F38 74F38; Quad 2-input NAND Buffer (open Collector);; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
74F381 Arithmetic Logic Unit
74F382 74F382; Arithmetic Logic Unit
74F385 Quad Serial Adder/subtractor
74F3893 Quad Futurebus Backplane Transceiver
74F3893A
74F393 74F393; Dual 4-bit Binary Ripple Counter;; Package: SOT27-1 (DIP14)
74F395 4-bit Cascadable Shift Register (3-state)
74F399 74F399; Quad 2-port Register;; Package: SOT109 (SO16), SOT38-4 (DIP16)
74F40 74F40; Dual 4-input NAND Buffer
74F455 Buffers/drivers
74F456 74F456; Octal Buffer/driver With Parity, Non-inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24)
74F50109 74F50109; Synchronizing Dual J-k Positive Edge-triggered Flip-flop With Metastable Immune Characteristics;; Package: SOT109 (SO16), SOT38-4 (DIP16)
74F50728 74F50728; Synchronizing Cascaded Dual Positive Edge-triggered D-type Flip-flop;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
74F50729 74F50729; Synchronizing Dual D-type Flip-flop With Edge-triggered Set And Reset And Metastable Immune Characteristics;; Package: SOT27-1 (DIP14)
74F5074 74F5074; Synchronizing Dual D-type Flip-flop/clock Driver;; Package: SOT27-1 (DIP14)
74F51 74F51; Dual 2-wide 2-input, 2-wise 3-input And-or-invert Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
74F521 74F521; 8-bit Identity Comparator;; Package: SOT146-1 (DIP20), SOT163 (SO20)
74F524 74F524; 8-bit Register Comparator (open-collector + 3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)
74F5300 74F5300; Fiber Optic Led Driver;; Package: SOT96 (SO8), SOT97-1 (DIP8)
74F5302 Fiber Optic Dual Led /clock Driver
Same catergory

5962-9861101Q2A : Inverting Buffers and Drivers. ti SN54128, Line Drivers.

74AC11000D : ti 74AC11000, Quadruple 2-Input Positive-nand Gates. Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC TM (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic 300-mil DIPs (N) This device contains four independent 2-input NAND gates. It performs the Boolean.

74ALVT16543 : 74ALVT16543; 2.5V/3.3V Alvt 16-bit Registered Transceiver (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56).

74HC4052 : Analog Switches. 74HC4052; 74HCT4052; Dual 4-channel Analog Multiplexer, Demultiplexer;; Package: SOT109-3 (SO16), SOT338-1 (SSOP16), SOT38-9 (DIP16), SOT403-1 (TSSOP16).

CD4015BDTR : CMOS Dual 4-stage Static Shift Register With Serial Input/parallel Output.

I74F14N : Hex Inverter Schmitt Trigger. FEATURE TYPE TYPICAL PROPAGATION DELAY 5.0ns TYPICAL SUPPLY CURRENT (TOTAL) 18mA The 74F14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter free output signals. In addition, they have greater noise margin.

IDT74FST163209 : Bus Oriented Circuits. 18-bit Bus Switch/4 Port Bus Exchanger. Bus switches provide zero delay paths Extended commercial range to +85°C Low switch on-resistance TTL-compatible input and output levels ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) Available in SSOP, TSSOP, and TVSOP Packages Hot insertion capability Very low power dissipation The FST163209 belongs to IDT's family of Bus switches.

MC10H109 : Bipolar->ECL 10 Family. Dual 4-5-input Or/nOR GATE. The is a dual 4­5­input OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power­supply current. Propagation Delay, 1.0 ns Typical Power Dissipation 35 mW/Gate Typical (same as MECL 10K) Improved Noise Margin 150 mV (Over Operating Voltage.

MC74VHC1GT00DFT4 : 2-input NAND Gate/cmos Logic Level Shifter.

NC7NZ14 : Tinylogic Uhs Inverter With Schmitt Trigger Input. NC7NZ14 TinyLogic UHS Inverter with Schmitt Trigger Input The is a triple Inverter with Schmitt Trigger input from Fairchild's Ultra High Speed Series of TinyLogic. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad VCC operating range.

S6C0655 : 120 / 128 Channel Tft-lcd Gate Driver. Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team. INTRODUCTION. 4 . 4 BLOCK DIAGRAM. 5 PIN ASSIGNMENTS 6 PIN S. 7 ABSOLUTE MAXIMUM RATINGS 8 RECOMMENDED.

SL74HC02 : Quad 2-input NOR GATE. The SL74HC02 is identical in pinout to the LS/ALS02. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 6.0 V Low Input Current: 1.0 µA High Noise Immunity Characteristic of CMOS Devices Parameter DC Supply.

SN54ABT16373A : . Members of the Texas Instruments WidebusTM Family State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) V at VCC = 25°C High-Impedance State During Power Up and Power Down Distributed VCC and GND Pin Configuration Minimizes High-Speed.

SN54ABT646 : Octal Bus Transceivers And Registers With 3-state Outputs. State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) V at VCC = 25°C High-Drive Outputs 32-mA IOH, 64-mA IOL ) Package.

SN74ABT16541A : CMOS/BiCMOS->ABT/BCT Family. 16-bit Buffer/driver With 3-state Outputs.

SN74ABT240ADB : Octal Buffers/drivers With 3-state Outputs. State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Typical VOLP (Output Ground Bounce) V at VCC = 25°C High-Drive Outputs (­32-mA IOH, 64-mA IOL) Package.

SN74ABT651DBLE : Registered Transceivers. ti SN74ABT651, Octal Bus Transceivers And Registers With 3-State Outputs.

XC74UHU04AM : . N CMOS Inverter N Unbuffered Type N High Speed Operation tpd=12ns TYP N Operating Voltage Range 2V~6V N Low Power Consumption 1µA MAX The is a CMOS Inverter, manufactured using silicon gate CMOS fabrication. CMOS low power circuit operation makes high speed LS-TTL operations achieveable. The internal unbuffered, single-step composition makes the UHU04AM.

 
0-C     D-L     M-R     S-Z