|Category||Logic => Flip-Flops|
|Description||74F50728; Synchronizing Cascaded Dual Positive Edge-triggered D-type Flip-flop;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 74F50728 datasheet
74F50728 Synchronizing cascaded dual positive edge-triggered D-type flip-flop
Synchronizing cascaded dual positive edge-triggered D-type flip-flop
Metastable immune characteristics Output skew less than 1.5ns See 74F5074 for synchronizing dual D-type flip-flop See 74F50109 for synchronizing dual JK positive edge-triggered
Clock triggering occurs at a voltage level and is not directly related to the transition time of the positivegoing pulse. Following the hold time interval, data at the Dn input may be changed without affecting the levels of the output. Data entering the 74F50728 requires two clock cycles to arrive at the outputs. The 74F50728 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup time and hold time are violated the propagation delays may be extended beyond the specifications but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74F50728 are: 135ps and X 106 sec where represents a function of the rate at which a latch in a metastable state resolves that condition and To represents a function of the measurement of the propensity of a latch to enter a metastable state. TYPICAL SUPPLY CURRENT (TOTAL) 23mAfor synchronizing dual D-type flip-flop with edge-triggered set and reset
The is a cascaded dual positive edgetriggered Dtype featuring individual data, clock, set and reset inputs; also true and complementary outputs. Set (SDn) and reset (RDn) are asynchronous active low inputs and operate independently of the clock (CPn) input. They set and reset both flipflops of a cascaded pair simultaneously. Data must be stable just one setup time prior to the lowtohigh transition of the clock for guaranteed propagation delays.
ORDER CODE COMMERCIAL RANGE DESCRIPTION Tamb +70°C 14pin plastic DIP 14pin plastic N74F50728N N74F50728D VCC 5V ±10%, INDUSTRIAL RANGE Tamb SOT27-1 SOT108-1 VCC 5V ±10%, PKG DWG #
PINS RD0, RD1 Data inputs Clock inputs (active rising edge) Set inputs (active low) Reset inputs (active low) DESCRIPTION 74F (U.L.) HIGH/ LOW LOAD VALUE HIGH/ LOW 20µA/20µA 1.0mA/20mA
Q0, Q1 Data outputs NOTE: One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.NOTE: Data entering the flipflop requires two clock cycles to arrive at the output.
Synchronizing incoming signals to a system clock has proven to be costly, either in terms of time delays or hardware. The reason for this is that in order to synchronize the signals a flipflop must be used to "capture" the incoming signal. While this is perhaps the only way to synchronize a signal, to this point, there have been problems with this method. Whenever the flop's setup or hold times are violated the flop can enter a metastable state causing the outputs in turn to glitch, oscillate, enter an intermediate state or change state in some abnormal fashion. Any of these conditions could be responsible for causing a system crash. To minimize this risk, flipflops are often cascaded so that the input signal is captured on the first clock pulse and released on the second clock pulse (see Fig.1). This gives the first flop about one clock period minus the flop delay and minus the second flop's clocktoQ setup time to resolve any metastable condition. This method greatly reduces the probability of the outputs of the synchronizing device displaying an abnormal state but the trade-off is that one clock cycle is lost to synchronize the incoming data and two separate flipflops are required to produce the cascaded flop circuit. In order to assist the designer of synchronizing circuits Philips Semiconductors is offering the 74F50728.
The 50728 consists of two pair of cascaded Dtype flipflops with metastable immune features and is pin compatible with the 74F74. Because the flops are cascaded on a single part the metastability
|Related products with the same datasheet|
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|74F50729 74F50729; Synchronizing Dual D-type Flip-flop With Edge-triggered Set And Reset And Metastable Immune Characteristics;; Package: SOT27-1 (DIP14)|
|74F5074 74F5074; Synchronizing Dual D-type Flip-flop/clock Driver;; Package: SOT27-1 (DIP14)|
|74F51 74F51; Dual 2-wide 2-input, 2-wise 3-input And-or-invert Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)|
|74F521 74F521; 8-bit Identity Comparator;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F524 74F524; 8-bit Register Comparator (open-collector + 3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F5300 74F5300; Fiber Optic Led Driver;; Package: SOT96 (SO8), SOT97-1 (DIP8)|
|74F5302 Fiber Optic Dual Led /clock Driver|
|74F534 74F534; Octal D Flip-flop, Inverting (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F537 74F537; 1-of-10 Decoder (3-State)|
|74F538 74F538; 1-of-8 Decoder (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F539 Dual 1-of-4 Decoder (3-state)|
|74F540 74F540; 74F541; Octal Inverter Buffer (3- State); Octal Buffer (3- State);; Package: SOT146-1 (DIP20), SOT163-1 (SO20)|
|74F543 74F543; 74F544; Octal Registered Transceiver, Non-inverting (3-State); Octal Registered Transceiver,inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24), SOT340-1 (SSOP24)|
|74F545 74F545; Octal Bidirectional Transceiver (with 3-State Inputs/outputs);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F552 74F552; Octal Registered Transceiver With Parity And Flags (3-State);; Package: SOT117-1 (DIP28), SOT136-1 (SO28)|
|74F564 74F564; Octal D Flip-flop (3-State);; Package: SOT146-1 (DIP20), SOT163-1 (SO20)|
|74F569 74F569; 4-bit Bidirectional Binary Synchronous Counter (3-State)|
|74F573 74F573; 74F574; Octal Transparent Latch (3-State); Octal Transparent Latch (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20), SOT339-1 (SSOP20)|
|74F579 74F579; 8-bit Bidirectional Binary Counter (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F583 74F583; 4-bit BCD Adder;; Package: SOT162-1 (SO16), SOT38-1 (DIP16)|
|74F595 74F595; 8-bit Shift Register With Output Latches (3-State);; Package: SOT109 (SO16), SOT38-4 (DIP16)|
74HC107N : 74HC/HCT107; Dual JK Flip-flop With Reset; Negative-edge Trigger;; Package: SOT108-1 (SO14)
83C453 : CISC->8051/80C51 Family->83CXX/ROM 83C453/87C453; 80C51 8-bit Microcontroller Family 8K/256 OTP/ROM, Expanded I/o
BZV55-B39 : BZV55 Series; Voltage Regulator Diodes
CGD914 : Infrastructure CATV-HFC CGD914; CGD914MI; 860 Mhz, 20 DB Gain Power Doubler Amplifier;; Package: SOT115J
HEF4585BPN : HEF4585B MSI; 4-bit Magnitude Comparator;; Package: SOT109-1 (SO16), SOT38-1 (DIP16)
JC547C : Small-signal Transistors
NE8392CN : Transceiver/Repeater NE8392C; Coaxial Transceiver Interface For Ethernet/thin Ethernet
PCK2000M : PCK2000M; CK97 (66/100 MHz) Mobile System Clock Generator;; Package: SOT341 (SSOP28)
SA555N : NE/SA/SE555/SE555C; Timer
PBSS304NX : 60 V, 4.7 A NPN Low V NPN low VCEsat Breakthrough In Small Signal (BISS) transistor in a SOT89 (SC-62/TO-243) small and flat lead Surface-Mounted Device (SMD) plastic package. PNP complement: PBSS304PX.
LXK8-PW40-0016-A : High Power LEDs - White Cool White, 4000K Philips Lumileds LUXEON& 174; K High Efficiency LED Arrays deliver high flux or high radiometric power at high efficacy--up to 4400 lumens of perfectly consistent, quality white light--in a small, easy-to-use package. The high lumen density enables high light output in thermally and space constraine
74LVC74A : 3.3V CMOS Dual Positive-edge-triggered D-type Flip-flop With Clear And Preset, 5V Tolerant I/o.
HCF4015BC1 : Dual 4-stage Static Shift Register With Serial Input/parallel Output. DUAL 4-STAGE STATIC SHIFT REGISTER WITH SERIAL INPUT/PARALLEL OUTPUT MEDIUM SPEED OPERATION : 12MHz (typ.) CLOCK RATE AT VDD - VSS = 10V FULLY STATIC OPERATION 8 MASTER-SLAVE FLIP-FLOPS PLUS INPUT AND OUTPUT BUFFERING HIGH NOISE IMMUNITY QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE INPUT CURRENT AT 18V AND 25°C FOR HCC DEVICE 100% TESTED FOR QUIESCENT.
HD74LV174A : Hex D-type Flip-flops With Clear. This device contains 6 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the clock input. The clear input when low, sets all outputs to a low state. Low-voltage and high-speed operation is suitable for battery-powered.
IDT74FST163214 : Bus Oriented Circuits. 12-bit 3:1 Mux/demux Switch. Bus switches provide zero delay paths Extended commercial range to +85°C Low switch on-resistance: 4 TTL-compatible input and output levels ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) Available in SSOP, TSSOP, and TVSOP Packages The FST163214 belong to IDT's family of Bus switches. Bus switch devices perform the function.
M54HC191B1R : 4 Bit Synchronous Up/down Counters. HIGH SPEED fMAX = 48 MHz (TYP.) AT VCC 5 V LOW POWER DISSIPATION ICC 4 µA (MAX.) 25 °C HIGH NOISE IMMUNITY VNIH = VNIL 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL WIDE OPERATING VOLTAGE RANGE VCC (OPR) 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS190/191.
MC74HCT04A : CMOS/BiCMOS->HC/HCT Family. Hex Inverter. With LSTTLCompatible Inputs HighPerformance SiliconGate CMOS The MC74HCT04A may be used as a level converter for interfacing TTL or NMOS outputs to HighSpeed CMOS inputs. The HCT04A is identical in pinout to the LS04. PDIP14 N SUFFIX CASE 646 MC74HCT04AN AWLYYWW SOIC14 D SUFFIX CASE TSSOP14 DT SUFFIX CASE 948G HCT 04A ALYW HCT04A AWLYWW Output.
PI3C3245 : Bus Oriented Circuits. 3.3V, High-Bandwidth, 8-Bit Bus Switch (FCT245 Pinout).
SN54HC03FK : Quadruple 2-input Positive-nand Gates With Open-drain Outputs. SN54HC03, SN74HC03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-DRAIN OUTPUTS Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These devices contain four independent 2-input NAND gates. They perform the Boolean function or in positive.
SN74ALS74A : Bipolar->ALS Family. Dual Positive-edge-triggered D-type Flip-flop With Clear And Preset.
SN74HC7032D : ti SN74HC7032, Quadruple Positive-OR GATEs With Schmitt-trigger Inputs.
SN74LV164A : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. 8-bit Parallel-out Serial Shift Registers.
SSTV16857 : SSTV16857; 14-bit SSTL_2 Registered Driver With Differential Clock Inputs;; Package: SOT362-1 (TSSOP48), SOT480-1 (TSSOP48), SOT702-1 (VFBGA56).
TC4S11F : 4000-series Equiv. (TC4Sxx, TC4Wxx). Function = NAND ;; Package = SMV.
74AUP1T98 : Low-power Configurable Gate With Voltage-level Translator The 74AUP1T98 provides low-power, low-voltage configurable logic gate functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter and buffer. All inputs can be connected to VCC or GND. This device ensures.
QL6500-4PB516I : FPGA, 3072 CLBS, 488064 GATES, PBGA516. s: System Gates: 488064 ; Logic Cells / Logic Blocks: 3072 ; Package Type: Other, 35 X 35 MM, 2.33 MM HEIGHT, 1.27 MM PITCH, PLASTIC, MS-034BAR-2, BGA-516 ; Logic Family: CMOS ; Pins: 516 ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Propagation Delay: 2.18 ns ; Supply Voltage: 2.5V.