|Category||Logic => Flip-Flops|
|Description||74F5074; Synchronizing Dual D-type Flip-flop/clock Driver;; Package: SOT27-1 (DIP14)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 74F5074 datasheet
Metastable immune characteristics Output skew guaranteed less than 1.5ns High source current (IOH = 15mA) ideal for clock driverapplications
Pin out compatible with 74F74 74F50728 for synchronizing cascaded Dtype flipflop See 74F50729 for synchronizing dual Dtype flipflop withTYPE 74F5074 TYPICAL fmax 120MHz TYPICAL SUPPLY CURRENT (TOTAL) 20mA
ORDER CODE DESCRIPTION COMMERCIAL RANGE VCC 5V ±10%, Tamb +70°C 14pin plastic DIP 14pin plastic SOT27-1 SOT108-1PINS DESCRIPTION 74F (U.L.) HIGH/ LOW LOAD VALUE HIGH/ LOW 20µA/250µA 20µA/20µA
Data inputs Clock inputs (active rising edge) Set inputs (active low) Reset inputs (active low)
Q0, 750/33 Data outputs 15mA/20mA Q1 NOTE: One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.
When the deviceundertest a 74F74 (which was not designed with metastable immune characteristics) the waveform will appear as in Fig. 2. Figure 2 shows clearly that the Q output can vary in time with respect to the Q trigger point. This also implies that the or Q output waveshapes may be distorted. This can be verified on an analog scope with a charge plate CRT. Perhaps of even greater interest are the dots running along the 3.5V volt line in the upper right hand quadrant. These show that the Q output did not change state even though the Q output glitched to at least 1.5 volts, the trigger point of the scope. When the deviceundertest is a metastable immune part, such as the 74F5074, the waveform will appear as in Fig. 3. The 74F5074 Q output will appear as in Fig. 3. The 74F5074 Q output will not vary with respect to the Q trigger point even when the a part is driven into a metastable state. Any tendency towards internal metastability is resolved by Philips Semiconductor patented circuitry. If a metastable event occurs within the flop the only outward manifestation of the event will be an increased clocktoQ/Q propagation delay. This propagation delay is, of course, a function of the metastability characteristics of the part defined by and T0. The metastability characteristics of the 74F5074 and related part types represent stateoftheart TTL technology. After determining the T0 and t of the flop, calculating the mean time between failures (MTBF) is simple. Suppose a designer wants to use the 74F5074 for synchronizing asynchronous data that is arriving at 10MHz (as measured by a frequency counter), has a clock frequency of 50MHz, and has decided that he would like to sample the output of the 74F5074 10 nanoseconds after the clock edge. He simply plugs his number into the equation below: MTBF = e(t'/t)/ TofCfI In this formula, fC is the frequency of the clock, fI is the average input event frequency, and t' is the time after the clock pulse that the output is sampled (t' h, h being the normal propagation delay). In this situation the fI will be twice the data frequency of 20 MHz because input events consist of both of low and high transitions. Multiplying by fC gives an answer 1015 Hz2. From Fig. it is clear that the MTBF is greater than 1010 seconds. Using the above formula the actual MTBF X 1010 seconds or about 480 years.DESCRIPTION
The is a dual positive edgetriggered Dtype featuring individual data, clock, set and reset inputs; also true and complementary outputs. Set (SDn) and reset (RDn) are asynchronous active low inputs and operate independently of the clock (CPn) input. Data must be stable just one setup time prior to the lowtohigh transition of the clock for guaranteed propagation delays. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positivegoing pulse. Following the hold time interval, data at the Dn input may be changed without affecting the levels of the output. The 74F5074 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup time and hold time are violated the propagation delays may be extended beyond the specifications but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74F5074 are: 135ps and X 106 sec where represents a function of the rate at which a latch in a metastable state resolves that condition and T0 represents a function of the measurement of the propensity of a latch to enter a metastable state.
Philips Semiconductor uses the term 'metastable immune' to describe characteristics of some of the products in its family. Specifically the 74F50XXX family presently consist of 4 products which will not glitch or display an output anomaly under any circumstances including setup and hold time violations. This claim is easily verified on the 74F5074. By running two independent signal generators (see Fig. 1) at nearly the same frequency (in this case 10MHz clock and 10.02 MHz data) the deviceundertest can be often be driven into a metastable state. If the Q output is then used to trigger a digital scope set to infinite persistence the Q output will build a waveform. An experiment was run by continuously operating the devices in the region where metastability will occur.SIGNAL GENERATOR D Q TRIGGER DIGITAL SCOPE SIGNAL GENERATOR CP Q INPUT
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|74F51 74F51; Dual 2-wide 2-input, 2-wise 3-input And-or-invert Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)|
|74F521 74F521; 8-bit Identity Comparator;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F524 74F524; 8-bit Register Comparator (open-collector + 3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F5300 74F5300; Fiber Optic Led Driver;; Package: SOT96 (SO8), SOT97-1 (DIP8)|
|74F5302 Fiber Optic Dual Led /clock Driver|
|74F534 74F534; Octal D Flip-flop, Inverting (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F537 74F537; 1-of-10 Decoder (3-State)|
|74F538 74F538; 1-of-8 Decoder (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F539 Dual 1-of-4 Decoder (3-state)|
|74F540 74F540; 74F541; Octal Inverter Buffer (3- State); Octal Buffer (3- State);; Package: SOT146-1 (DIP20), SOT163-1 (SO20)|
|74F543 74F543; 74F544; Octal Registered Transceiver, Non-inverting (3-State); Octal Registered Transceiver,inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24), SOT340-1 (SSOP24)|
|74F545 74F545; Octal Bidirectional Transceiver (with 3-State Inputs/outputs);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F552 74F552; Octal Registered Transceiver With Parity And Flags (3-State);; Package: SOT117-1 (DIP28), SOT136-1 (SO28)|
|74F564 74F564; Octal D Flip-flop (3-State);; Package: SOT146-1 (DIP20), SOT163-1 (SO20)|
|74F569 74F569; 4-bit Bidirectional Binary Synchronous Counter (3-State)|
|74F573 74F573; 74F574; Octal Transparent Latch (3-State); Octal Transparent Latch (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20), SOT339-1 (SSOP20)|
|74F579 74F579; 8-bit Bidirectional Binary Counter (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F583 74F583; 4-bit BCD Adder;; Package: SOT162-1 (SO16), SOT38-1 (DIP16)|
|74F595 74F595; 8-bit Shift Register With Output Latches (3-State);; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F597 74F597; 8-bit Shift Register With Input Storage Registers;; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F598 74F598; 8-bit Shift Register With Input Storage Registers (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
74F02 : 74F02; Quad 2-input NOR GATE;; Package: SOT108-1 (SO14), SOT27-1 (DIP14).
74VHC16240 : VHC/VHCT->Low Noise HCMOS. 16-BIT Bus Buffer With 3-STATE Outputs (INVERTED).
CD74HC30 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic 8-input NAND Gate.
CY74FCT163374 : 16-bit Registers. Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered. These devices are 16-bit D-type registers designed for use as buffered registers in high-speed, low power bus applications. These devices can be used as two independent 8-bit registers as a single 16-bit register by connecting the output Enable.
HC2509C : Phase-locked Loop Clock Distribution For Synchronous DRAM Applications.
MC100E150FN : 5V Ecl 6-Bit D Latch , Package: Plcc, Pins=28. The MC10E/100E150 contains six D-type latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent and input data transitions propagate through to the output. A logic HIGH on either or LEN2 (or both) latches the data. The Master Reset (MR) overrides all other controls to set the Q outputs low. The 100 Series.
MC14040BCL : 12-bit Binary Counter. The MC14040B 12stage binary counter is constructed with MOS Pchannel and Nchannel enhancement mode devices in a single monolithic structure. This part is designed with an input wave shaping circuit and 12 stages of ripplecarry binary counter. The device advances the count on the negativegoing edge of the clock pulse. Applications include time delay.
MC74LVX02 : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. Quad 2-input NOR GATE With 5v-tolerant Inputs.
PI74LCX827 : CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage. 10-Bit Buffer.
SN54S381 : Arithmetic Logic Units/function Generators. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
SN74ABT16623DGG : 16-bit Bus Transceivers With 3-state Outputs. Members of the Texas Instruments WidebusTM Family State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) V at VCC = 25°C Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise Flow-Through Architecture.
SN74LVCH16652A : Bus Oriented Circuits. 16-bit Bus Transceiver And Register With 3-state Output.
SN74S10D : ti SN74S10, Triple 3-input Positive-nand Gates. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
PCA9525 : Simple 2-wire Bus Buffer The PCA9525 is a monolithic CMOS integrated circuit for bus buffering in applications including I²C-bus, SMBus, DDC, PMBus, and other systems based on similar principles. The buffer extends the bus load limit by buffering both the SCL and SDA lines, allowing the maximum permissible bus capacitance on both sides of the buffer.
A3P030-1QN48Y : FPGA, 768 CLBS, 30000 GATES, QCC48. s: System Gates: 30000 ; Logic Cells / Logic Blocks: 768 ; Package Type: QFP, Other, 6 X 6 MM, 0.90 MM HEIGHT, 0.40 MM PITCH, QFP-48 ; Logic Family: CMOS ; Pins: 48 ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Supply Voltage: 1.5V.
TC74HC221AF(EL) : HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16. s: Supply Voltage: 5V ; : Complementary Output ; Package Type: SOIC, Other, 0.300 INCH, PLASTIC, SOIC-16 ; Logic Family: CMOS ; Number of Pins: 16 ; Propagation Delay: 53 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).