|Category||Logic => Decoder/Demultiplexers => Bipolar->F Family|
|Description||74F537; 1-of-10 Decoder (3-State)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 74F537 datasheet
The is a one-of-ten decoder/demultiplexer with four active High BCD inputs and ten mutually exclusive outputs. A Polarity control (P) input determines whether the outputs are active Low or active High. The 74F537 has 3-State outputs and a High signal on the Output Enables (OE) input forces all outputs to the high impedance state. Two input Enables, active High (E1) and active Low (E0), are available for demultiplexing data to the selected output in either non-inverted or inverted form. Input codes greater than BCD nine causes all outputs go to the inactive state (i.e., same polarity as the P input). TYPICAL SUPPLY CURRENT (TOTAL) 44mA
DESCRIPTION 20-Pin Plastic DIP 20-Pin Plastic SOL COMMERCIAL RANGE VCC 5V ±10%, Tamb N74F537N N74F537D
PINS - Q9 Data inputs Enable input (active Low) Enable input (active High) Polarity control input Output Enable input Data outputs DESCRIPTION 74F(U.L.) HIGH/LOW LOAD VALUE HIGH/LOW 20µA/0.6mA 3.0mA/24mANOTE: One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.
INPUTS Q3 Z OUTPUTS Q9 Z OPERATING MODE High Impedance Disable Active Low output = H) Active i Hi High h output = L)High voltage level Low voltage level Don't care High impedance "off" state
(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in High output state Current applied to output in Low output state Operating free-air temperature range Storage temperature PARAMETER RATING 0.5 to +VCC to +150 UNIT mA °C
SYMBOL VCC VIH VIL IIK IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Operating free-air temperature range 0 PARAMETER LIMITS MIN NOM 5.0 MAX 5.5 UNIT mA °C
(Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL VOH O VOL VIK II IIH IIL IOZH IOZL IOS PARAMETER High level output voltage High-level TEST CONDITIONS1 VCC = MIN, VIL = MAX, VIH = MIN, IOH = MAX VCC = MIN, VIL = MAX, VIH = MIN, IOL = MAX VCC = MIN, II = IIK VCC = MAX, = 7.0V VCC = MAX, = 2.7V VCC = MAX, = 0.5V VCC = MAX, = 2.7V VCC = MAX, = 0.5V VCC = MAX ±10%VCC ±5%VCC LIMITS MIN TYP2 MAX UNIT µA mA
Low-level output voltage Input clamp voltage Input current at maximum input voltage High-level input current Low-level input current Off-state current High-level voltage applied Off-state current Low-level voltage applied Short-circuit output current3
ICC Supply current (total) VCC = MAX 66 mA NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value under the recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb 25°C. 3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS should be performed last.
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|74F538 74F538; 1-of-8 Decoder (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F539 Dual 1-of-4 Decoder (3-state)|
|74F540 74F540; 74F541; Octal Inverter Buffer (3- State); Octal Buffer (3- State);; Package: SOT146-1 (DIP20), SOT163-1 (SO20)|
|74F543 74F543; 74F544; Octal Registered Transceiver, Non-inverting (3-State); Octal Registered Transceiver,inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24), SOT340-1 (SSOP24)|
|74F545 74F545; Octal Bidirectional Transceiver (with 3-State Inputs/outputs);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F552 74F552; Octal Registered Transceiver With Parity And Flags (3-State);; Package: SOT117-1 (DIP28), SOT136-1 (SO28)|
|74F564 74F564; Octal D Flip-flop (3-State);; Package: SOT146-1 (DIP20), SOT163-1 (SO20)|
|74F569 74F569; 4-bit Bidirectional Binary Synchronous Counter (3-State)|
|74F573 74F573; 74F574; Octal Transparent Latch (3-State); Octal Transparent Latch (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20), SOT339-1 (SSOP20)|
|74F579 74F579; 8-bit Bidirectional Binary Counter (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F583 74F583; 4-bit BCD Adder;; Package: SOT162-1 (SO16), SOT38-1 (DIP16)|
|74F595 74F595; 8-bit Shift Register With Output Latches (3-State);; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F597 74F597; 8-bit Shift Register With Input Storage Registers;; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F598 74F598; 8-bit Shift Register With Input Storage Registers (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F604 74F604; Dual Octal Latch (3-State)|
|74F620 74F620; 74F623; Octal Bus Transceiver, Inverting (3tate); Octal Bus Transceiver, Non Inverting (3tate);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F621 74F621; Octal Bus Transceiver, Non-inverting (open Collector);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F623 74F620; 74F623; Octal Bus Transceiver, Inverting (3tate); Octal Bus Transceiver, Non Inverting (3tate);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F64 74F64; 4-2-3-2-input And-or-invert Gate|
|74F640 74F640; Octal Bus Transceiver, Inverting (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F641 74F641; Octal Bus Transceiver With Common Output Enable, Non-inverting (open Collector);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
74F674 : Bipolar->F Family 74F674; 16-bit Serial/parallel-in, Serial-out Shift Register (3-State)
74HC/HCT21 : CMOS/BiCMOS->HC/HCT Family Dual 4-input And Gate
LM211N : LM111/211/311/311B; Voltage Comparator;; Package: SOT96 (SO8)
P83C652IFAA : CMOS Single-chip 8-bit Microcontrollers
PBSS2515F : PBSS2515F; 15 V Low Vcesat NPN Transistor;; Package: SOT490 (SC-89)
PTN3331D : PTN3331; High Speed Differential Line Driver;; Package: SOT109-1 (SO16), SOT403-1 (TSSOP16)
TEA5764UK-G : FM-Radio RDS The TEA5764UK is a single chip electronically tuned FM stereo radio with Radio Data System (RDS) and Radio Broadcast Data System (RBDS) demodulator and RDS/RBDS decoder for portable application with fully integrated IF selectivity and demodulation. The radio is completely adjustmen
74LVC2G08DC : Dual 2-input AND gate General description The 74LVC2G08 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as transla
DAC1401D125HL/C1 : Dual 14-bit DAC, Up To 125 Msps The DAC1401D125 is a dual port, high-speed, 2-channel CMOS Digital-to-Analog Converter (DAC), optimized for high dynamic performance with low power dissipation. Supporting an update rate of up to 125 Msps, the DAC1401D125 is suitable for Direct IF applications. Se
UJA1079TW/5V0 : LIN Core System Basis Chip The UJA1079 core System Basis Chip (SBC) replaces the basic discrete components commonly found in Electronic Control Units (ECU) with a Local Interconnect Network (LIN) interface. The UJA1079 supports the networking applications used to control power and sensor periphe
DM74173N : Tri-state Quad Registers. These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance loads The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components.
HCF40108 : HCF->CMOS 4000B Series. 4 X 4 Multiport Register. ONE INPUT AND TWO OUTPUT BUSES UNLIMITED EXPANSION IN BIT AND WORD DIRECTION DATA LINES HAVE LATCHED INPUTS 3-STATE OUTPUTS SEPARATE CONTROL OF EACH BUS, ALLOWING SIMULTANEOUS INDEPENDENT READING AND ANY OF FOUR REGISTERS ON BUS A AND BUS B AND INDEPENDENT WRITING INTO ANY OF THE FOUR REGISTERS 40108B IS PIN-COMPATIBLE WITH INDUSTRY TYPE MC14580 STANDARDIZED,.
IDT74LVCR16952A : Bus Oriented Circuits. 3.3v CMOS 16-bit Registered Transceiver With 3-state Outputs And 5 Volt Tolerant I/o.
M74HC160 : HC/HCT->High Speed CMOS. Synchronous Presettable 4-BIT Counter, With Asynchronous Clear.
MC100H680 : Bus Oriented Circuits. Bus/ttl Bus Transceiver. The is a dual supply 4bit differential ECL bus to TTL bus transceiver. It is designed to allow the system designer to no longer be limited in bus speed associated with standard TTL busses. Using a differential ECL Bus will increase the frequency of operation and increase noise immunity. Both the TTL and the ECL ports are capable of driving a bus. The ECL outputs.
SN54LS15 : Triple 3-input And Gate. Symbol VCC TA VOH IOL Supply Voltage Operating Ambient Temperature Range Output Voltage High Output Current Low Parameter Min Typ Max Unit V mA DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) Limits Symbol VIH VIL VIK IOH VOL Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage Output HIGH Current.
SN54LVT16500 : 3.3-v Abt 18-bit Universal Bus Transceivers With 3-state Outputs. State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation Members of the Texas Instruments Widebus TM Family Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) Support Unregulated Battery Operation Down 2.7 V UBTTM (Universal Bus Transceiver) Combines D-Type Latches.
SN7440 : Bipolar->TTL Family. Dual 4-input Positive-nand Buffers. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
SN74GTLPH1655DGGR : Universal Bus Transceivers (UBTs). ti SN74GTLPH1655, 16-Bit Lvttl-to-gtlp Adjustable-edge-rate Universal Bus Transceiver.
TC74HC4017 : CMOS/BiCMOS->HC/HCT Family. Decade Counter/divider.
A32200DX-BG432C : FPGA, 2502 CLBS, 20000 GATES, PBGA432. s: System Gates: 20000 ; Logic Cells / Logic Blocks: 2502 ; Package Type: Other, PLASTIC, BGA-432 ; Logic Family: CMOS ; Pins: 432 ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Propagation Delay: 3.5 ns ; Supply Voltage: 5V.
S-75VU04ANC-5V6-T2 : AHC/VHC SERIES, 1-INPUT INVERT GATE, PDSO5. s: Gate Type: NOT ; Supply Voltage: 3.3V ; Logic Family: CMOS ; Inputs: 1 ; Propagation Delay: 13.5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 5 ; IC Package Type: Other, PLASTIC, SC-88A, 5 PIN.
SN54HC4061FK : HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CQCC20. s: Counter Type: BINARY COUNTER ; Counter Category: Asynchronous ; Counter Direction: UP ; Supply Voltage: 5V, 6 ; Package Type: CERAMIC, LCC-20 ; Logic Family: CMOS, HC/UH ; Number of Pins: 20 ; Number of Stages (Bits): 14 bits ; Clock Frequency: 22 MHz ; Operating Temperature:.
930400801 : FPGA, 2304 CLBS, 40000 GATES, PQFP160. s: System Gates: 40000 ; Logic Cells / Logic Blocks: 2304 ; Package Type: Other, MQFPF-160 ; Logic Family: CMOS ; Pins: 160 ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Supply Voltage: 3.3V.