|Category||Logic => Transceivers|
|Description||74F543; 74F544; Octal Registered Transceiver, Non-inverting (3-State); Octal Registered Transceiver,inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24), SOT340-1 (SSOP24)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 74F543 datasheet
|Cross ref.||Similar parts: 54F543/BLA, 74F543DB, SN54F543J, SN74F543DBLE, SN74F543DW, SN74F543DW3, SN74F543DWR, SN74F543N3, SN74F543NT|
74F543 Octal registered transceiver, non-inverting (3-State) 74F544 Octal registered transceiver, inverting (3-State)FEATURES
Octal registered transceiver, non-inverting (3-State) Octal registered transceiver, inverting 93-State)
The 74F543 and 74F544 contain two sets of eight D-type latches, with separate input and controls for each set. For data flow from to B, for example, the A-to-B Enable (EAB) input must be Low in order to enter data from A7 or take data from B7, as indicated in the Function Table. With EAB Low, a Low signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent Low-to-High transition for the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With EAB and OEAB both Low, the 3-State B output buffers are active and display the data present at the outputs of the A latches. Control of data flow from A is similar, but using the EBA, LEBA, and OEBA inputs. TYPICAL PROPAGATION DELAY 6.0ns 6.5ns TYPICAL SUPPLY CURRENT (TOTAL) 80mA 95mA
Combines74F245 and 74F373 type functions in one chip 8-bit octal transceiver with D-type latch 74F543 Non-inverting Back-to-back registers for storage Separate controls for data flow in each direction A outputs sink 20mA and source 3mA B outputs sink 64mA and source 15mA 3-State outputs for bus-oriented applications 74F543 available in SSOP Type II packageDESCRIPTION
The 74F543 and 74F544 Octal Registered Transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (LEAB, LEBA) and Output Enable (OEAB, OEBA) inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. While the 74F543 has non-inverting data path, the 74F544 inverts data in both directions. The A outputs are guaranteed to sink 24mA, while the B outputs are rated for 64mA. 74F544 Inverting24-pin plastic skinny DIP (300mil) 24-pin plastic SOL 24-pin plastic SSOP Type II
PINS - B7 OEAB 74F543 74F544 OEBA EAB EBA LEAB LEBA - B7 DESCRIPTION Port A, 3-State inputs Port B, 3-State inputs A-to-B Output Enable input (Active Low) B-to-A Output Enable input (Active Low) A-to-B Enable input (Active Low) B-to-A Enable input (Active Low) A-to-B Latch Enable input (Active Low) B-to-A Latch Enable input (Active Low) Port A, 3-State outputs Port B, 3-State outputs Port A, 3-State outputs Port B, 3-State outputs 74F(U.L.) HIGH/LOW LOAD VALUE HIGH/LOW 3.0mA/24mA 15mA/64mA
NOTE: One (1.0) FAST Unit Load is defined as: 20µA in the High State and 0.6mA in the Low state. 1994 DecB7 14 LEAB 13 OEAB VCC = Pin 24 GND = Pin B6 B7 EAB EBA LEAB LEBA OEAB OEBA 13 2
|Related products with the same datasheet|
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|74F543DB 74F543; 74F544; Octal Registered Transceiver, Non-inverting (3-State); Octal Registered Transceiver,inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24), SOT340-1 (SSOP24)|
|74F545 74F545; Octal Bidirectional Transceiver (with 3-State Inputs/outputs);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F552 74F552; Octal Registered Transceiver With Parity And Flags (3-State);; Package: SOT117-1 (DIP28), SOT136-1 (SO28)|
|74F564 74F564; Octal D Flip-flop (3-State);; Package: SOT146-1 (DIP20), SOT163-1 (SO20)|
|74F569 74F569; 4-bit Bidirectional Binary Synchronous Counter (3-State)|
|74F573 74F573; 74F574; Octal Transparent Latch (3-State); Octal Transparent Latch (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20), SOT339-1 (SSOP20)|
|74F579 74F579; 8-bit Bidirectional Binary Counter (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F583 74F583; 4-bit BCD Adder;; Package: SOT162-1 (SO16), SOT38-1 (DIP16)|
|74F595 74F595; 8-bit Shift Register With Output Latches (3-State);; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F597 74F597; 8-bit Shift Register With Input Storage Registers;; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F598 74F598; 8-bit Shift Register With Input Storage Registers (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F604 74F604; Dual Octal Latch (3-State)|
|74F620 74F620; 74F623; Octal Bus Transceiver, Inverting (3tate); Octal Bus Transceiver, Non Inverting (3tate);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F621 74F621; Octal Bus Transceiver, Non-inverting (open Collector);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F623 74F620; 74F623; Octal Bus Transceiver, Inverting (3tate); Octal Bus Transceiver, Non Inverting (3tate);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F64 74F64; 4-2-3-2-input And-or-invert Gate|
|74F640 74F640; Octal Bus Transceiver, Inverting (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F641 74F641; Octal Bus Transceiver With Common Output Enable, Non-inverting (open Collector);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F646A 74F646A/74F648A; Octal Transceiver/register, Non-inverting/inverting (3-State);; Package: SOT137-1 (SO24), SOT222-1 (DIP24)|
74ACQ657 : Bus Oriented Circuits. Quiet Series Octal Bidirectional Transceiver With 8-Bit Parity Generator/checker And 3-STATE Outputs.
74HC21 : 74HC/HCT21; Dual 4-input And Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14).
74LVC573A : LVC->High Performance HCMOS->Low Voltage. Octal D-type Latch High Performance.
BSP75 : Smart Lowside Power Switch ( Logic Level Input Input Protection Esd Thermal Shutdown With Restart ).
DM54LS175J : Hex/quad D Flip-flops With Clear. These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse Clock.
HEF4543B : CMOS/BiCMOS->4000 Family. HEF4543B MSI; BCD to 7-segment Latch/decoder/driver.
MC100EP52DR2 : 3.3V / 5V Ecl Differential Data And Clock D Flip-Flop, Package: Soic, Pins=8.
MC14541BD : Programmable Oscillator-Timer, Package: Soic, Pins=14. The MC14541B programmable timer consists a 16stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic poweron reset circuit, and output control logic. Timing is initialized by turning on power, whereupon the poweron reset is enabled and initializes the counter, within the specified VDD range.
MC74AC652DW : Octal Transceiver/register With 3 State Outputs (Non Inverting) , Package: Soic, Pins=24.
MC74F283D : 4-bit Binary Full Adder ( With Fast Carry ). For:char Printed on:Mon, Feb 1995 09:32:08 From book:DL121CH4 (5) VIEW Document:MC74F283 (5) VIEW Last saved on:Fri, Feb 1995 16:03:54 MC54/74F283 4-BIT BINARY FULL ADDER (With Fast Carry) The MC54/74F283 high-speed 4-bit binary full adder with internal carry lookahead, accepts two 4-bit binary words (A0A3, B0B3) and a Carry input (C0). It generates.
MC74VHC1G07DFT4 : Noninverting Buffer With Open Drain Output.
SN74ABT16540 : CMOS/BiCMOS->ABT/BCT Family. 16-bit Buffers/drivers With 3-state Outputs.
SN74LS378 : Bipolar->LS Family. Hex D-type Flip-flop With Enable. The an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. 8-Bit High Speed Parallel Registers Positive Edge-Triggered D-Type Flip Flops Fully Buffered Common Clock and Enable Inputs True and Complement Outputs Input Clamp.
SN74LVC652A : Bus Oriented Circuits. Octal Bus Transceiver And Register With 3-state Outputs.
SN74LVTH241 : Bus Oriented Circuits. 3.3v Abt Octal Buffers/drivers With 3-state Outputs.
A32200DX-CQ208E : FPGA, 2414 CLBS, 20000 GATES, CQFP208. s: System Gates: 20000 ; Logic Cells / Logic Blocks: 2414 ; Package Type: QFP, Other, HEAT SINK, CAVITY-UP, CERAMIC, QFP-208 ; Logic Family: CMOS ; Pins: 208 ; Propagation Delay: 3.8 ns ; Supply Voltage: 5V.
NLV27WZ04DFT1G : LVC/LCX/Z SERIES, DUAL 1-INPUT INVERT GATE, PDSO6. s: Gate Type: NOT ; Supply Voltage: 1.8V ; Inputs: 1 ; Propagation Delay: 11 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Pin Count: 6 ; IC Package Type: Other, ROHS COMPLIANT, SC-88, SC-70, SOT-363, 6 PIN.
TC3W02F(TE12L) : HC/UH SERIES, DECIMAL DECODER/DRIVER, INVERTED OUTPUT, PDSO8. s: Function: Decoder ; Supply Voltage: 5V ; Package Type: SOP, PLASTIC, SOP-8 ; Logic Family: CMOS ; Number of Pins: 8 ; Propagation Delay: 33 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).