|Category||Logic => Transceivers => Registered transceivers|
|Description||74F552; Octal Registered Transceiver With Parity And Flags (3-State);; Package: SOT117-1 (DIP28), SOT136-1 (SO28)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 74F552 datasheet
74F552 Octal registered transceiver with parity and flags (3-State)
Octal registered transceiver with parity and flags (3-State)
8-bit bidirectional I/O port with handshake Register status flag flip-flops Separate clock enable and output enable Parity generation and parity check B outputs and parity output sink 64mADESCRIPTION
The 74F522 Octal Registered Transceiver contains two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock (CPR, CPS) and Clock Enable (CER, CES) inputs, as well as a flag flip-flop that is set automatically as the register is loaded. The flag output will be reset when the Output Enable returns to High after reading the output port. Each register has a separate Output Enable (OEAS, OEBR) for its 3-State buffer. The separate Clocks, Flags and Enables provide considerable flexibility as I/O ports for demand-response data transfer. When data is transferred from the A port to the B port, a parity bit is generated. On the other hand, when data is transferred from the B port to the A port, the parity of input data B0B7 is checked. TYPICAL SUPPLY CURRENT (TOTAL) 120mA
DESCRIPTION 28-Pin Plastic DIP (600mil) 28-Pin Plastic SOL COMMERCIAL RANGE VCC 5V ±10%, Tamb N74F552N N74F552D
PINS A0A7 B0B7 CPR CPS CER CES OEBR OEAS A Data inputs B Data inputs R registers clock input (active rising edge) S registers clock input (active rising edge) R registers clock Enable input (active Low) S registers clock Enable input (active Low) A-to-B Output Enable input (active Low) and clear FS output (active Low) B-to-A Output Enable input (active Low) and clear FR output (active Low) Parity bit transceiver input PARITY Parity bit transceiver output ERROR FR FS Parity check output (active Low) A Data outputs B Data outputs A-to-B Status Flag output (active High) B-to-A Status Flag output (active High) DESCRIPTION 74F(U.L.) HIGH/LOW LOAD VALUE HIGH/LOW 15mA/64mA 1.0mA/20mANOTE: One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.
Data applied to the A inputs are entered and stored on the rising edge of the CPR clock pulse, provided that the CER is Low; simultaneously, the status flip-flop is set and the A-to-B flag (FR) output goes High. As the CER returns to High, the data will be held in R register. This data entered from the A inputs will appear at the B port I/O pins after the OEBR has gone Low. When OEBR is Low, a parity bit appears at the PARITY pin, which will be set High when there is an even number 1s or all 0s at the Q outputs of the R register. After the data is assimilated, the receiving system clears the flag FR, by changing the signal at the OEBR pin from Low to High. Data flow from B-to-A proceeds in the same manner described for A-to-B flow. A Low at the CES pin and a Low-to-High transition at the CPS pin enters the B input data and the parity input data into the S register and the parity register respectively and set the flag output FS to High. A Low signal at the OEAS pin enables the A port I/O pins and a Low-to-High transition of the OEAS signal clears the FS flag. When OEAS is Low, the parity check output ERROR will be High if there is an odd number 1s at the Q outputs of the S register and the parity register.
INPUTS or Bn NC= CPX X CEX H L OUTPUTS INTERNAL H NC OPERATING MODE Hold data Load data Keep old data
X L High voltage level Low voltage level No change Don't care or S for CPX and CEX Low-to-High transition Not Low-to-High transitionINPUT OEXX H OUTPUTS INTERNAL L H OPERATING MODE Disable outputs Enable outpus
High voltage level Low voltage level Don't care or BR High impedance "off" state
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|74F564 74F564; Octal D Flip-flop (3-State);; Package: SOT146-1 (DIP20), SOT163-1 (SO20)|
|74F569 74F569; 4-bit Bidirectional Binary Synchronous Counter (3-State)|
|74F573 74F573; 74F574; Octal Transparent Latch (3-State); Octal Transparent Latch (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20), SOT339-1 (SSOP20)|
|74F579 74F579; 8-bit Bidirectional Binary Counter (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F583 74F583; 4-bit BCD Adder;; Package: SOT162-1 (SO16), SOT38-1 (DIP16)|
|74F595 74F595; 8-bit Shift Register With Output Latches (3-State);; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F597 74F597; 8-bit Shift Register With Input Storage Registers;; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F598 74F598; 8-bit Shift Register With Input Storage Registers (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F604 74F604; Dual Octal Latch (3-State)|
|74F620 74F620; 74F623; Octal Bus Transceiver, Inverting (3tate); Octal Bus Transceiver, Non Inverting (3tate);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F621 74F621; Octal Bus Transceiver, Non-inverting (open Collector);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F623 74F620; 74F623; Octal Bus Transceiver, Inverting (3tate); Octal Bus Transceiver, Non Inverting (3tate);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F64 74F64; 4-2-3-2-input And-or-invert Gate|
|74F640 74F640; Octal Bus Transceiver, Inverting (3-State);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F641 74F641; Octal Bus Transceiver With Common Output Enable, Non-inverting (open Collector);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F646A 74F646A/74F648A; Octal Transceiver/register, Non-inverting/inverting (3-State);; Package: SOT137-1 (SO24), SOT222-1 (DIP24)|
|74F647 Octal Transceiver/register|
|74F648A 74F646A/74F648A; Octal Transceiver/register, Non-inverting/inverting (3-State);; Package: SOT137-1 (SO24), SOT222-1 (DIP24)|
|74F649 Octal Transceiver/register|
BT149G : BT149 Series; Thyristors Logic Level;; Package: SOT54 (SPT, E-1)
BZV87-1V4 : BZV87 Series; Low-voltage Stabistors
N74F779N : 74F779; 8-bit Bidirectional Binary Counter (3-State)
P80C528FBA : CMOS Single-chip 8-bit Microcontroller
P80C592FF : 80C51 architecture P8xC592; 8-bit Microcontroller With On-chip CAN;; Package: SOT188-2 (PLCC68)
PBYR1020CTD : Rectifier Diodes Schottky Barrier
PDTA114E : PDIUSBP11A; Universal Serial Bus Transceiver;; Package: SOT108-1 (SO14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)
74LVCH16244AEV : 16-bit Buffer/line Driver; 5 V Input/output Tolerant; 3-state The 74LVC16244A; 74LVCH16244A are 16-bit non-inverting buffer/line drivers with 3-state bus compatible outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. It features four output enable inputs,
PSMN034-100BS : N-channel 100 V 34.5 M„¦ Standard Level MOSFET In D2PAK. Standard level N-channel MOSFET in D2PAK package qualified to 175C. This product is designed and qualified for use in a wide range of industrial, communications and domestic equipment.
5962-8409801VCA : ti SN54HC04, Hex Inverters. Wide Operating Voltage Range 6 V Outputs Can Drive To 10 LSTTL Loads Low Power Consumption, 20-µA Max ICC The 'HC04 devices A in positive logic. contain six independent inverters. They perform the Boolean function TA PDIP N SOIC to 85°C SOP NS TSSOP PW CDIP to 125°C CFP W LCCC FK PACKAGE Tube of25 Tube of 50 Reel of 2500 Reel of 250 Reel of 2000.
74AC11286D : Parity Generators and Checkers. ti 74AC11286, 9-Bit Parity Generators/checkers With Bus Driver Parity I/o Port.
74ALVC16834A : Registered drivers. 74ALVC16834A; 18-bit Registered Driver With Inverted Register Enable (3-State);; Package: SOT364-1 (TSSOP56).
74F399 : Registered drivers. 74F399; Quad 2-port Register;; Package: SOT109 (SO16), SOT38-4 (DIP16).
HD74ALVCH16832 : . Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.
SK100EL16V : Differential Receivers. Differential Receiver With Variable Output Swing.
SL74HC166 : 8-bit Serial or Parallel-input/ Serial-output Shift Register. The SL74HC166 is identical in pinout to the LS/ALS166. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. This device is a parallel-in or serial-in, serial-out shift register with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in.
SN54LV02A : Quadruple 2-input Positive-nOR GATEs. EPIC TM (Enhanced-Performance Implanted CMOS) Process Typical VOLP (Output Ground Bounce) V at VCC, = 25°C Typical VOHV (Output VOH Undershoot) V at VCC, = 25°C Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Package Options Include Plastic Small-Outline.
SN74AHCT32QDR : ti SN74AHCT32Q, Automotive Catalog Quadruple 2-Input Positive-OR GATEs.
SN74HCT540DW : Inverting Buffers and Drivers. ti SN74HCT540, Octal Buffers And Line Drivers With 3-State Outputs.
SN74LV02A : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. Quadruple 2-input Positive-nOR GATEs.
SN74LVCZ16245ADGGR : Standard Transceivers. ti SN74LVCZ16245A, 16-Bit Bus Transceiver With 3-State Outputs.
10513DMQB : 10K SERIES, QUAD 2-INPUT XOR GATE, CDIP16. s: Gate Type: XOR ; Output Type: O-EMT ; Logic Family: ECL ; Inputs: 2 ; Propagation Delay: 3.7 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Pin Count: 16 ; IC Package Type: DIP, Other, HERMETIC SEALED, CERAMIC, DIP-16.
74AC11CW : AC SERIES, TRIPLE 3-INPUT AND GATE, UUC14. s: Gate Type: AND ; Logic Family: CMOS ; Inputs: 3 ; Propagation Delay: 8.5 ns ; Pin Count: 14.