|Category||Logic => Registers => Bipolar->F Family|
|Description||74F674; 16-bit Serial/parallel-in, Serial-out Shift Register (3-State)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 74F674 datasheet
16-bit serial I/O shift register 16-bit parallel-in/serial-out converter Recirculating serial shifting Common serial data I/O pin (3-State)DESCRIPTION
The a 16-bit shift register with serial and parallel load capability and serial output. A single pin serves alternately as an input for serial entry a 3-State serial output. In the serial out mode the data recirculates in the register. Chip Select, Read/Write and Mode inputs provide control flexibility. The 74F674 operates in one of four modes, as indicated in the Function table. Hold: A High signal on the Chip Select (CS) input prevents clocking and forces the Serial Input/Output (SI/O) 3-State buffer into the high impedance state. Serial load: Data present on the SI/O pin shifts into the register on the falling edge of CP. Data enters the Q0 position and shifts toward Q15 on successive clocks. Serial output: The SI/O 3-State buffer is active and the register contents are shifted out from Q15 and simultaneously shifted back into Q0. Parallel load: Data present D0D15 is entered into the register on the falling edge of CP. The SI/O 3-State buffer is active and represents the Q15 output. To prevent false clocking, CP must be Low during a Low-to-High transition of CS.
DESCRIPTION 24-Pin Plastic Slim DIP (300mil) 24-Pin Plastic SOL COMMERCIAL RANGE VCC 5V ±10%, Tamb N74F674N N74F674D
PINS CP M R/W SI/O Parallel data inputs Chip Select input (active Low) Clock Pulse input (active falling edge) Mode select input Read/Write input Serial data input or Serial 3-state output NOTE: One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state. DESCRIPTION 74F(U.L.) HIGH/LOW LOAD VALUE HIGH/LOW 70mA/0.6mA 3.0mA/24mA
CONTROL INPUTS CS R/W CP X SI/O STATUS High Z Data in Data out Active OPERATING MODE Hold Serial load Serial output with recirculation Parallel load; no shiftingHigh voltage level Low voltage level Don't care High-to-Low transition of designed input
(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in High output state Current applied to output in Low output state Operating free-air temperature range Storage temperature PARAMETER RATING 0.5 to +VCC to +150 UNIT mA °C
SYMBOL VCC VIH VIL IIK IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Operating free-air temperature range 0 PARAMETER LIMITS MIN NOM 5.0 MAX 5.5 UNIT mA °C
(Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL PARAMETER TEST CONDITIONS1 MIN VOH High-level output voltage VCC = MIN, VIL = MAX, VIH = MIN, IOH = MAX VCC = MIN, VIL = MAX, VIH = MIN, IOL = MAX VCC = MIN, II = IIK SI/O only others VCC = MAX, = 5.5V VCC = MAX, = 7.0V VCC = MAX, = 2.7V VCC = MAX, = 0.5V SI/O only VCC = MAX, = 2.7V VCC = MAX, = 0.5V VCC = MAX VCC = MAX ±10%VCC ±5%VCC LIMITS TYP2 UNIT MAX µA mA
Low-level output voltage Input clamp voltage Input current at maximum input voltage High-level input current Low-level input current Off-state output current High-level voltage applied Off-state output current Low-level voltage applied Short-circuit output current3 Supply current (total)
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value under the recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb 25°C. 3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS should be performed last. 1989 Feb 05 3
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|74F676 74F676; 16-bit Serial/parallel-in, Serial-out Shift Register (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24)|
|74F7111 74F711A; 74F711-1; 74F712A; 74F712-1; Multiplexers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F723-1 74F723A; 74F723-1; 74F725A; 74F725-1; Various Quad Data Selector Multiplexers (3-State)|
|74F74 74F74; Dual D-type Flip-flop;; Package: SOT27-1 (DIP14)|
|74F756 74F756; 74F757; 74F760; Octal Inverter Buffer (open-collector); Octal Buffer (open-collector); Octal Buffer (open-collector);; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F764-1 DRAM Dual-ported Controller|
|74F776 74F776; Pi-bus Transceiver;; Package: SOT117-1 (DIP28), SOT261-2 (PLCC28)|
|74F777 74F777; Triple Bidirectional Latched Bus Transceiver (3-State + Open Collector);; Package: SOT146-1 (DIP20), SOT380-1 (PLCC20)|
|74F779 74F779; 8-bit Bidirectional Binary Counter (3-State);; Package: SOT38-1 (DIP16)|
|74F786 74F786; 4-bit Asynchronous Bus Arbiter;; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F804 74F804; 74F1804; Hex 2-input NAND Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F805 74F805; 74F1805; Hex 2-input Nor Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F808 74F808; 74F1808; Hex 2-input And Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F821 74F821; 74F822; 74F823; 74F824; 74F825; 74F826; Bus Interface Registers;; Package: SOT222-1 (DIP24)|
|74F827 74F827; 74F828; 10-bit Buffer/line Driver, Non-inverting (3-State); 10-bit Buffer/line Driver, Inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24), SOT340-1 (SSOP24)|
|74F832 74F832; 74F1832; Hex 2-input or Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F835 8-bit Shift Register With 2:1 Mux-in, Latched B Inputs, And Serial Out|
|74F841 74F841/74F842/74F843/74F845/74F846; Bus Interface Latches;; Package: SOT137 (SO24), SOT222-1 (DIP24)|
|74F85 74F85; 4-bit Magnitude Comparator;; Package: SOT162-1 (SO16), SOT38-1 (DIP16)|
|74F86 74F86; Quad 2-input Exclusive-OR GATE;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)|
|74F862 74F862; 74F863; Bus Transceivers (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24)|
74AHCT3G04 : Inverter Features Symmetrical Output Impedance High Noise Immunity ESD Protection: HBM EIA/JESD22-A114-A Exceeds 2000 V MM EIA/JESD22-A115-A Exceeds 200 V CDM EIA/JESD22-C101 Exceeds 1000 V. Low Power Dissipation Balanced Propagation Delays SOT50
BUX84F : Switching BUX84F; BUX85F; Silicon Diffused Power Transistors
KM110BH/2430 : KM110BH/2430; KM110BH/2470; 30° And 70° Angle Sensor Hybrids
PLC18V8Z25D : UV CPLD PLC18V8Z; Zero Standby Power CMOS VersatilE PAL Devices
RS1K : RS1 Series; Sma Fast Soft-recovery Controlled Avalanche Rectifiers;; Package: SOD124
SAF7118H : SAF7118H; Multistandard Video Decoder With Adaptive Comb Filter And Component Video Input
P89CV51RD2FBC : 8-bit 80C51 5 V Low Power 64 KB Flash Microcontroller With 1 KB RAM, SPI, 6-clock CPU The P89CV51RB2/RC2/RD2 are three types of 80C51 microcontroller with respectively 16 kB/32 kB/64 kB flash and 1 kB of data RAM. These devices are designed to be drop-in and software-compatible replacements for the
BUK964R8-60E : N-channel TrenchMOS Logic Level FET Logic level N-channel MOSFET in a SOT404 package using TrenchMOS technology. This product has been designed and qualified to AEC Q101 standard for use in high performance automotive applications.
54AC273D : Octal D Flip-flop. The '273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding.
74FST3251D : FST. 8:1 Multiplexer/demultiplexer Bus Switch , Package: Soic, Pins=16.
74LVT16244A : CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage. Low Voltage16-bit Buffer/line Driver With 3-state Outputs.
74VHC32 : VHC/VHCT->Low Noise HCMOS. Quad 2-INPUT OR GATE. HIGH SPEED: tPD 3.8 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC 2 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES.
CD4522BE : ti CD4522B, CMOS Programmable BCD Divide-by-n Counter. Data sheet acquired from Harris Semiconductor SCHS079C - Revised October 2003 The CD4522B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). .
CD74HCT132E : ti CD74HCT132, High Speed CMOS Logic Quad Schmitt-triggered 2-Input NAND Gates.
CD74HCT27 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Triple 3-input NOR GATE.
MC10192 : Bus Oriented Circuits. Quad Bus Driver. The MC10192 contains four line drivers with complementary outputs. Each driver has a Data (D) input and shares an Enable (E) input with another driver. The two driver outputs are the uncommitted collectors of a pair of NPN transistors operating as a current switch. Each driver accepts 10K MECL input signals and provides a nominal signal swing 800 mV across.
PI74FCT861T : Bus Oriented Circuits. 10-Bit Transceiver. PI74FCT861/863T/864T is pin compatible with bipolar FASTTM Series at a higher speed and lower power consumption TTL input and output levels Extremely low static power Hysteresis on all inputs Industrial operating temperature range: to +85°C Packages available: 24-pin 300 mil wide plastic DIP (P) 24-pin 150 mil wide plastic QSOP (Q) 24-pin 150 mil wide.
SN54AS163FK : Synchronous 4-bit Decade And Binary Counters. Internal Look-Ahead Circuitry for Fast Counting Carry Output for n-Bit Cascading Synchronous Counting Synchronously Programmable Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These synchronous, presettable, 4-bit decade and binary counters feature an internal.
SN54LS365J : 3-state Hex Buffers. These devices are high speed hex buffers with 3-state outputs. They are organized as single / 4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E) is LOW. When the Output Enable (E) is HIGH, the outputs are forced to a high impedance "off" state.
SN74ALS762 : Bipolar->ALS Family. Octal Buffers And Line Driver With Open-collector Output.
A3P030-QNG48Y : FPGA, 768 CLBS, 30000 GATES, QCC48. s: System Gates: 30000 ; Logic Cells / Logic Blocks: 768 ; Package Type: QFP, Other, 6 X 6 MM, 0.90 MM HEIGHT, 0.40 MM PITCH, GREEN, QFP-48 ; Logic Family: CMOS ; Pins: 48 ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Supply Voltage: 1.5V.
935269710112 : ALVC/VCX/A SERIES, QUAD 2-INPUT NAND GATE, PDSO14. s: Gate Type: NAND ; Supply Voltage: 1.8V ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 4.4 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 14 ; IC Package Type: Other, 3.90 MM, PLASTIC, MS-012, SOT-108-1, SO-14.