|Category||Logic => Transceivers|
|Description||74F776; Pi-bus Transceiver;; Package: SOT117-1 (DIP28), SOT261-2 (PLCC28)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download 74F776 datasheet
Drives heavily loaded backplanes with equivalent load impedances down to 10 ohms High drive (100mA) open collector drivers on B port Reduced voltage swing (1 volt) produces less noise and reduces power consumption High speed operation enhances performance of backplane buses and facilitates incident wave switching Compatible with Pibus and IEEE 896 Futurebus standards Builtin precision bandgap reference provides accurate receiver thresholds and improved noise immunity Controlled output ramp and multiple GND pins minimize ground bounce Glitchfree power up/power down operation Multiple package options Industrial temperature range available to +85°C)
consumption and a series diode on the drivers to reduce capacitive loading. Incident wave switching is employed, therefore BTL propagation delays are short. Although the voltage swing is less for BTL, so is its receiver threshold, therefore noise margins are excellent. BTL offers low power consumption, low ground bounce, EMI and crosstalk, low capacitive loading, superior noise margin and low propagation delays. This results in a high bandwidth, reliable backplane. The 74F776 A port has TTL 3state drivers and TTL receivers with a latch function. A separate highlevel control voltage input (VX) is provided to limit the A side output level to a given voltage level (such as 3.3V). For 5.0V systems, VX is simply tied to VCC. The 74F776 has a designed feature to control the B output transitions during power sequencing. There are two possible sequencing, They are as follows: LE = low and OEBn = low then the B outputs are disabled until the LE circuitry takes control. Then the B outputs will follow the A inputs, making a maximum of one transition during powerup (or down). LE = high or OEBn = high then the B outputs will be disabled during powerup (or down).DESCRIPTION
The is an octal bidirectional latched transceiver and is intended to provide the electrical interface to a high performance wiredOR bus. The B port inverting drivers are lowcapacitance open collector with controlled ramp and are designed to sink 100mA from 2 volts. The B port inverting receivers have 100 mV threshold region and a 4ns glitch filter. The 74F776 B port interfaces to 'Backplane Transceiver Logic' (BTL). BTL features a reduced to 2V) voltage swing for lower power
ORDER CODE COMMERCIAL RANGE DESCRIPTION VCC 5V ±10%, Tamb N74F776N N74F776A INDUSTRIAL RANGE VCC 5V ±10%, Tamb I74F776N I74F776A PKG DWG #
PINS B7 OEA A7 PNP latched inputs Data inputs with threshold circuitry A output enable input (active high) B output enable inputs (active low) Latch enable input (active low) 3state outputs DESCRIPTION 74F (U.L.) HIGH/LOW OC/166.7 LOAD VALUE HIGH/LOW 3mA/24mA OC/100mA
B7 Open collector outputs Notes to input and output loading and fan out table One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state. OC = Open collector.
SYMBOL OEB0 OEB1 OEA LE VX PINS TYPE I/O Input Enables the A outputs when high Latched when high (a special feature is built in for proper enabling times) Clamping voltage keeping VOH from rising above VX (VX = Vcc for normal use) NAME AND FUNCTION PNP latched input/3state output (with VX control option) Data input with special threshold circuitry to reject noise/ open collector output, high current drive Enables the B outputs when both pins are low
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|74F777 74F777; Triple Bidirectional Latched Bus Transceiver (3-State + Open Collector);; Package: SOT146-1 (DIP20), SOT380-1 (PLCC20)|
|74F779 74F779; 8-bit Bidirectional Binary Counter (3-State);; Package: SOT38-1 (DIP16)|
|74F786 74F786; 4-bit Asynchronous Bus Arbiter;; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|74F804 74F804; 74F1804; Hex 2-input NAND Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F805 74F805; 74F1805; Hex 2-input Nor Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F808 74F808; 74F1808; Hex 2-input And Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F821 74F821; 74F822; 74F823; 74F824; 74F825; 74F826; Bus Interface Registers;; Package: SOT222-1 (DIP24)|
|74F827 74F827; 74F828; 10-bit Buffer/line Driver, Non-inverting (3-State); 10-bit Buffer/line Driver, Inverting (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24), SOT340-1 (SSOP24)|
|74F832 74F832; 74F1832; Hex 2-input or Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20)|
|74F835 8-bit Shift Register With 2:1 Mux-in, Latched B Inputs, And Serial Out|
|74F841 74F841/74F842/74F843/74F845/74F846; Bus Interface Latches;; Package: SOT137 (SO24), SOT222-1 (DIP24)|
|74F85 74F85; 4-bit Magnitude Comparator;; Package: SOT162-1 (SO16), SOT38-1 (DIP16)|
|74F86 74F86; Quad 2-input Exclusive-OR GATE;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)|
|74F862 74F862; 74F863; Bus Transceivers (3-State);; Package: SOT137 (SO24), SOT222-1 (DIP24)|
|74F8960 Octal Latched Bidirectional Futurebus Transceivers (3-state + Open-collector)|
|74F8962 9-bit Latched Bidirectional Futurebus Transceiver (open-collector)|
|74HC/HCT00 Quad 2-input NAND Gate|
|74HC/HCT02 Quad 2-input NOR GATE|
|74HC/HCT03 Quad 2-input NAND Gate|
|74HC/HCT04 Hex Inverter|
|74HC/HCT08 Quad 2-input And Gate|
100328D : Low Power Octal Ecl/ttl Bi-directional Translator With Latch. 100328 Low Power Octal ECL/TTL Bi-Directional Translator with Latch The is an octal latched bi-directional translator designed to convert TTL logic levels to 100K ECL logic levels and vice versa. The direction of this translation is determined by the DIR input. A LOW on the output enable input (OE) holds the ECL outputs in a cut-off state and the TTL outputs.
5962-86836012A : ti SN54ALS32, Quadruple 2-Input Positive-OR GATEs. Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These devices contain four independent 2-input positive-OR gates. They perform the Boolean functions or in positive logic. The SN54ALS32 and SN54AS32 are characterized for operation over the full military temperature.
74AC11158 : CMOS/BiCMOS->AC/ACT Family. Quadruple 2-line to 1-line Data Selector/multiplexer.
74AC16652DL : Registered Transceivers. ti 74AC16652, 16-Bit Bus Transceivers And Registers With 3-State Outputs.
74ALS00A : Bipolar->ALS Family. 74ALS00A; Quad 2-Input NAND Gate. ORDER CODE COMMERCIAL RANGE VCC 5V ±10%, Tamb 74ALS00AD 74ALS00ADB DRAWING NUMBER PINS nA, nB nY Data inputs Data output 74ALS (U.L.) HIGH/LOW 1.0/1.0 20/80 LOAD VALUE HIGH/LOW 20µA/0.1mA 0.4mA/8mA NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state. H = High voltage level L = Low voltage level X = Don't care.
74LV86 : 74LV86; Quad 2-input Exclusive-OR GATE;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14).
CD54HC166W : High Speed CMOS Logic 8-bit Parallel-in/serial-out Shift Register. Data sheet acquired from Harris Semiconductor SCHS157 High Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register at VCC = 5V HCT Types to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, 1µA at VOL, VOH Buffered Inputs Typical fMAX 50MHz at VCC = 25oC Fanout (Over Temperature.
HCC4095B : Gate J-k Master-slave Flip-flops. 16 MHz TOGGLE RATE (typ.) AT VDD - VSS = 10V GATED INPUTS QUIESCENT CURRENT SPECIFIED TO 20v FOR HCC DEVICE 5V, 10V AND 15V PARAMETRIC RATINGS INPUT CURRENTOF AT 18V AND 25oC FOR HCC DEVICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD 13 A, "STANDARD S FOR OF B SERIES CMOS DEVICES" inputs is transferred to the Q and Q outputs.
IDT54FCT533 : Fast CMOS Octal Transparent Latches. IDT54/74FCT373/533/573 equivalent to FASTTM speed and drive to 30% faster than FAST Equivalent to FAST output drive over full temperature and voltage supply extremes IOL = 48mA (commercial) and 32mA (military) CMOS power levels (1mW typ. static) Octal transparent latch with 3-state output control JEDEC standard pinout for DIP and LCC Product available.
MC10H172FN : Multiplexers. Dual Binary 1-4-Decoder (High) , Package: Plcc, Pins=20.
SN54HC574FK : Octal Edge-triggered D-type Flip-flops With 3-state Outputs. SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS High-Current 3-State Noninverting Outputs Drive Bus Lines Directly to 15 LSTTL Loads Bus-Structured Pinout Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic.
SN54LS181 : Arithmetic Logic Units. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
SN74AS181A : Bipolar->ALS Family. Arithmetic Logic Units/function. Full Look Ahead for High-Speed Operations on Long Words Arithmetic Operating Modes: Addition Subtraction Shift Operand A One Position Magnitude Comparison Twelve Other Arithmetic Operations Logic Function Modes: Exclusive-OR Comparator AND, NAND, OR, NOR Package Options Include Plastic Small-Outline (N) Packages, Ceramic (FK) Chip Carriers,.
SN74HCT74D : D-Type Flip-Flops. ti SN74HCT74, Dual D-type Positive-edge-triggered Flip-flops With Clear And Preset.
SN74LS173D : 4-bit D-type Register With 3-state Outputs. The is a high-speed 4-Bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines IE2). A HIGH on either Output Enable line (OE1, OE2) brings the output to a high impedance state.
SN74LS174D : Hex Flip-flop With Clear, Package: Soic, Pins=16. The LSTTL / MSI is a high speed Hex D Flip-Flop. The device is used primarily a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process.
TC74VHC373F : CMOS/BiCMOS->VHC/VHCT/74V1 Family->Low Voltage. Octal D-type Latch With 3 State Outputs.
74F74CW : F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC. s: Flip-Flop Type: D ; Triggering: Positive-edge Triggered ; Supply Voltage: 5V ; Output Characteristics: Complementary Output ; Propagation Delay: 9.2 ns ; fMAX: 100 MHz ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Package Type: WAFER ; Logic Family: TTL.
7600501FX : LS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16. s: Function: Decoder ; Supply Voltage: 5V ; Package Type: CERAMIC, FP-16 ; Logic Family: TTL ; Number of Pins: 16 ; Propagation Delay: 64 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).