|
Details, datasheet, quote on part number:74F832
| |
| Part: | 74F832 |
| Category: | Logic => Buffers/Drivers |
| Description: | 74F832; 74F1832; Hex 2-input or Drivers;; Package: SOT146-1 (DIP20), SOT163 (SO20) |
| Company: | Philips Semiconductors |
| Datasheet: | Download 74F832 datasheet File size : 85 kB |
| Request For quote: | Find where to buy 74F832
|
| |
Datasheet text preview:
INTEGRATED CIRCUITS
74F832, 74F1832 Hex 2-input OR drivers
Product specification IC15 Data Handbook 1991 Jan 02
Philips Semiconductors
Philips Semiconductors
Product specification
Hex 2-input OR drivers
74F832/74F1832
FEATURES
· High capacitive drive capability · Choice of configuration · Typical propagation delay of 3.5ns · Superior ground noise characteristics
edge rate control) Corner VCC and GND 74F832 Center VCC and GND 74F1832
PIN CONFIGURATION
74F832 D0a 1 D0b 2 Q0 3 D1a 4 20 VCC 19 D5b 18 D5a 17 Q5 16 D4b 15 D4a 14 Q4 13 D3b 12 D3a 11 Q3
(implemented using output
D1b 5 Q1 6 D2a 7 D2b 8
· Increased source and sink current (64mA)
TYPE TYPICAL PROPAGATION DELAY 3.5ns 3.5ns TYPICAL SUPPLY CURRENT ( TOTAL) 26mA 26mA
Q2 9 GND 10
74F832 74F1832
SF00511
LOGIC SYMBOL ORDERING INFORMATION
ORDER CODE DESCRIPTION COMMERCIAL RANGE VCC = 5V ±10%, Tamb = 0°C to +70°C N74F832N, N74F1832N N74F832D, N74F1832D PKG DWG #
1 2 4 5 7 8 12 13 15 16 18 19 74F832
20pin plastic Dual In-line Package 20pin plastic Small Outline Large
SOT146-1 SOT163-1
D0a D0b D1a D1b D2a D2b D3a D3b D4a D4b D5a D5b
Q0 Q1 Q2 Q3 Q4 Q5
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS Dna Dnb DESCRIPTION Data inputs 74F (U.L.) HIGH/LOW 1.0/0.033 LOAD VALUE HIGH/LOW 20µA/20µA
VCC = Pin 20 GND = Pin 10
3
6
9 11
14 17
SF00512
Q0 Q5 Data outputs 3200/106.7 64mA/64mA NOTE: One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.
IEC/IEEE SYMBOL
74F832 1 2 4 5 7 8 12 13 15 16 18 19 17 14 11 9 6
1
3
SF00513
January 2, 1991
2
853-1529 01348
Philips Semiconductors
Product specification
Hex 2-input OR drivers
74F832/74F1832
PIN CONFIGURATION
74F1832 D4b 1 Q5 2 D5a 3 D5b 4 VCC 5 D0a 6 D0b 7 Q0 8 D1a 9 D1b 10 20 D4a 19 Q4 18 D3b 17 D3a 16 Q3 15 GND 14 Q2 13 D2b 12 D2a 11 Q1
LOGIC DIAGRAM
74F832 D0a D0b D1a D1b D2a D2b D3a D3b D4a D4b D5a D5b 1 2 4 5 7 8 12 13 15 16 18 19 17 14 11 9 3 D0a D0b D1a D1b D2a D2b D3a D3b D4a D4b D5a D5b 6 7 9 10 12 13 17 18 20 1 3 4 2 19 16 14 74F1832 8
QO
QO
6
Q1
11
Q1
Q2
Q2
Q3
Q3
Q4
Q4
SF00514
Q5
Q5
VCC = Pin 20 GND = Pin 10
VCC = Pin 5 GND = Pin 15
SF00517
LOGIC SYMBOL
74F1832 6 7 9 10 12 13 17 18 20 1 3 4
FUNCTION TABLE
INPUTS
D0a D0b D1a D1b D2a D2b D3a D3bD4a D4b D5a D5b
OUTPUT Dnb X H L Qn H H L
Dna H
Q0 Q1 Q2 Q3 Q4 Q5
X L
8
11
14 16 19
2
VCC = Pin 5 GND = Pin 15
SF00515
NOTES: H = High voltage level L = Low voltage level X = Don't care
IEC/IEEE SYMBOL
74F1832 6 7 9 10 12 13 17 18 20 1 3 4 2 19 16 14 11
1
8
SF00516
January 2, 1991
3
Philips Semiconductors
Product specification
Hex 2-input OR drivers
74F832/74F1832
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in high output state Current applied to output in low output state Operating free air temperature range Storage temperature range PARAMETER RATING 0.5 to +7.0 0.5 to +7.0 30 to +5 0.5 to VCC 96 0 to +70 65 to +150 UNIT V V mA V mA
°C °C
RECOMMENDED OPERATING CONDITIONS
SYMBOL UNIT VCC VIH VIL IIk IOH IOL Tamb Supply voltage Highlevel input voltage Lowlevel input voltage Input clamp current Highlevel output current Lowlevel output current Operating free air temperature range 0 PARAMETER MIN 4.5 2.0 0.8 18 64 64 +70 LIMITS NOM 5.0 MAX 5.5 TA = 40 to +85°C V V V mA mA mA
°C
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL PARAMETER TEST CONDITIONS1 MIN VOH High-level output voltage VCC = MIN, VIL = MAX VIH = MIN, IOH = MAX VOL Low-level output voltage VCC = MIN, VIL = MAX VIH = MIN, IOl = MAX VIK II IIH IIL IO ICC Input clamp voltage Input current at maximum input voltage Highlevel input current Lowlevel input current Output current3 ICCH VCC = MIN, II = IIK VCC = MAX, VI = 7.0V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.5V VCC = MAX VCC = MAX VIN = GND -60 21 LIMITS TYP2 MAX V V 0.38 0.38 -0.73 0.55 0.55 -1.2 100 20 -20 -180 30 V V V µA µA µA mA mA UNIT
±10%VCC ±5%VCC ±10%VCC ±5%VCC
2.0 2.0
Supply current (total)
ICCL VIN = 4.5V 31 44 mA NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb = 25°C. 3. The output conditions have been chosen to produce a current that closely approximates one half of the true shortcircuit output current, IOS.
January 2, 1991
4
Philips Semiconductors
Product specification
Hex 2-input OR drivers
74F832/74F1832
AC ELECTRICAL CHARACTERISTICS
LIMITS Tamb = +25°C SYMBOL PARAMETER TEST CONDITION MIN tPLH tPHL tsk(o) Propagation delay Dna, Dnb to Qn Output skew1, 2 Waveform 1 Waveform 2 2.0 2.0 VCC = +5.0V CL = 50pF, RL = 500 TYP 4.0 3.5 MAX 6.0 6.0 2.0 Tamb = 0°C to +70°C VCC = +5.0V ± 10% CL = 50pF, RL = 500 MIN 2.0 1.5 6.5 6.5 2.5 UNIT
MAX ns ns
NOTES: 1. | tPN actual tPM actual | for any output compared to any other output where N and M are either LH or HL. 2. Skew times are valid only under same test conditions (temperature, VCC, loading, etc.,).
AC WAVEFORMS
Dna, Dnb Qn VM tPLH VM tsk(0) tPHL Qn Qn VM VM VM VM
SF00054
SF00481
Waveform 1. Propagation delay for inverting output NOTE: For all waveforms, VM = 1.5V.
Waveform 2. Output skew
TEST CIRCUIT AND WAVEFORMS
V CC NEGATIVE PULSE V IN PULSE GENERATOR RT D.U.T. VOUT 90% VM 10% tTHL (tf ) CL RL tw VM 10% tTLH (tr ) 0V 90% AMP (V)
tTLH (tr ) 90% POSITIVE PULSE VM 10% tw
tTHL (tf ) AMP (V) 90% VM 10% 0V
Test Circuit for Totem-Pole Outputs DEFINITIONS: RL = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
Input Pulse Definition INPUT PULSE REQUIREMENTS family amplitude VM 74F 3.0V 1.5V rep. rate 1MHz tw 500ns tTLH 2.5ns tT H L 2.5ns
SF00006
January 2, 1991
5
|
|
