|
|
Part: 74HC132U
Category:
Logic
-> Schmitt Triggers
Description: 74HC/HCT132; Quad 2-input NAND Schmitt Trigger;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)
Company: Philips Semiconductors
Datasheet: Download 74HC132U datasheet File size : 156 kB
Request For quote: Find where to buy 74HC132U
Datasheet text preview:
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
· The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications · The IC06 74HC/HCT/HCU/HCMOS Logic Package Information · The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT132 Quad 2-input NAND Schmitt trigger
Product specification File under Integrated Circuits, IC06 September 1993
Philips Semiconductors
Product specification
Quad 2-input NAND Schmitt trigger
FEATURES · Output capability: standard · ICC category: SSI GENERAL DESCRIPTION
74HC/HCT132
The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The gate switches at different points for positive and negative-going signals. The difference between the positive voltage VT+ and the negative voltage VT- is defined as the hysteresis voltage VH. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns TYPICAL SYMBOL tPHL/ tPLH CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC2 × fi + (CL × VCC2 × fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL × VCC2 × fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". PARAMETER propagation delay nA, nB to nY input capacitance power dissipation capacitance per gate notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 11 3.5 24 17 3.5 20 HCT ns pF pF UNIT
September 1993
2
Philips Semiconductors
Product specification
Quad 2-input NAND Schmitt trigger
PIN DESCRIPTION PIN NO. 1, 4, 9, 12 2, 5, 10, 13 3, 6, 8, 11 7 14 SYMBOL 1A to 4A 1B to 4B 1Y to 4Y GND VCC NAME AND FUNCTION data inputs data inputs data outputs ground (0 V) positive supply voltage
74HC/HCT132
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
FUNCTION TABLE INPUTS nA L L H H Notes 1. H = HIGH voltage level L = LOW voltage level Fig.5 Fig.4 Functional diagram. Logic diagram (one Schmitt trigger). APPLICATIONS · Wave and pulse shapers · Astable multivibrators · Monostable multivibrators nB L H L H OUTPUT nY H H H L
September 1993
3
Philips Semiconductors
Product specification
Quad 2-input NAND Schmitt trigger
DC CHARACTERISTICS FOR 74HC
74HC/HCT132
For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below. Output capability: standard ICC category: SSI Transfer characteristics for 74HC Voltages are referenced to GND (ground = 0 V) Tamb (°C) 74HC SYMBOL PARAMETER +25 min. typ. VT+ positive-going threshold 0.7 1.7 2.1 VT- negative-going threshold 0.3 0.9 1.2 VH hysteresis (VT+ - VT-) 0.2 0.4 0.6 AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (°C) 74HC SYMBOL PARAMETER +25 min. typ. tPHL/ tPLH propagation delay nA, nB to nY 36 13 10 tTHL/ tTLH output transition time 19 7 6 max. 125 25 21 75 15 13 -40 TO +85 min. max. 155 31 26 95 19 16 -40 TO +125 min. max. 190 38 32 110 22 19 ns ns 2.0 4.5 6.0 2.0 4.5 6.0 Fig.13 Fig.13 UNIT VCC (V) WAVEFORMS TEST CONDITIONS 1.18 2.38 3.14 0.63 1.67 2.26 0.55 0.71 0.88 max. 1.5 3.15 4.2 1.0 2.2 3.0 1.0 1.4 1.6 -40 to +85 min. max. 0.7 1.7 2.1 0.3 0.9 1.2 0.2 0.4 0.6 1.5 3.15 4.2 1.0 2.2 3.0 1.0 1.4 1.6 -40 to +125 min. max. 0.7 1.7 2.1 0.3 0.9 1.2 0.2 0.4 0.6 1.5 3.15 4.2 1.0 2.2 3.0 1.0 1.4 1.6 V V V 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Figs 6 and 7 Figs 6 and 7 Figs 6 and 7 WAVEFORMS UNIT V CC (V) TEST CONDITIONS
September 1993
4
Philips Semiconductors
Product specification
Quad 2-input NAND Schmitt trigger
DC CHARACTERISTICS FOR 74HCT
74HC/HCT132
For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below. Output capability: standard ICC category: SSI Notes to HCT types The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT nA, nB
UNIT LOAD COEFFICIENT 0.3
Transfer characteristics for 74HCT Voltages are referenced to GND (ground = 0 V) Tamb (°C) 74HCT SYMBOL PARAMETER +25 min. typ. VT+ VT- VH positive-going threshold 1.2 1.4 negative-going threshold 0.5 0.6 hysteresis (VT+ - VT-) 0.4 0.4 AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (°C) 74HCT SYMBOL PARAMETER min. tPHL/ tPLH tTHL/ tTLH propagation delay nA, nB to nY output transition time +25 typ. 20 7 -40 to +85 max. min. 33 15 max. 41 19 -40 to +125 min. max. 50 22 ns ns 4.5 4.5 Fig.13 Fig.13 UNIT VCC (V) WAVEFORMS TEST CONDITIONS 1.41 1.59 0.85 0.99 0.56 0.60 max. 1.9 2.1 1.2 1.4 - - -40 to +85 min. max. 1.2 1.4 0.5 0.6 0.4 0.4 1.9 2.1 1.2 1.4 - - -40 to +125 min. max. 1.2 1.4 0.5 0.6 0.4 0.4 1.9 2.1 1.2 1.4 - - V V V 4.5 5.5 4.5 5.5 4.5 5.5 Figs 6 and 7 Figs 6 and 7 Figs 6 and 7 WAVEFORMS UNIT V CC (V) TEST CONDITIONS
September 1993
5
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
