|
Details, datasheet, quote on part number:74LV374N
| |
| Part: | 74LV374N |
| Category: | Logic => Flip-Flops => CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage |
| Description: | Octal D-type Flip-flop; Positive Edge-trigger (3-state) |
| Company: | Philips Semiconductors |
| Datasheet: | Download 74LV374N datasheet File size : 125 kB |
| Request For quote: | Find where to buy 74LV374N
|
| |
Datasheet text preview:
INTEGRATED CIRCUITS
74LV374 Octal D-type flip-flop; positive edge-trigger (3-State)
Product specification Supersedes data of 1996 Feb IC24 Data Handbook 1997 Mar 20
Philips Semiconductors
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
FEATURES
· Wide operating voltage: 1.0 to 5.5V · Optimized for Low Voltage applications: 1.0 to 3.6V · Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V · Typical VOLP (output ground bounce) t 0.8V @ VCC = 3.3V, · Typical VOHV (output VOH undershoot) u 2V @ VCC = 3.3V, · Common 3-State output enable input · Output capability: bus driver · ICC category: MSI
QUICK REFERENCE DATA
GND = 0V; Tamb = 25°C; tr =tf v2.5 ns SYMBOL tPHL/tPLH fmax CI CP D PARAMETER Propagation delay CP to Qn Maximum clock frequency Input capacitance Power dissipation capacitance per flip-flop Tamb = 25°C Tamb = 25°C
DESCRIPTION
The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT374. The 74LV374 is an octal D-type flipflop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops. The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When OE is LOW, the contents of the eight flip-flops is available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.
CONDITIONS CL = 15pF VCC = 3.3V
TYPICAL 14 77 3.5
UNIT ns MHz pF pF
Notes 1 and 2
25
NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in µW) VCC2 x fi )S (CL VCC2 fo) where: PD = CPD fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage in V; VCC2 fo) = sum of the outputs. S (CL 2. The condition is VI = GND to VCC
ORDERING INFORMATION
PACKAGES 20-Pin Plastic DIL 20-Pin Plastic SO 20-Pin Plastic SSOP Type II TEMPERATURE RANGE 40°C to +125°C 40°C to +125°C 40°C to +125°C OUTSIDE NORTH AMERICA 74LV374 N 74LV374 D 74LV374 DB NORTH AMERICA 74LV374 N 74LV374 D 74LV374 DB PKG. DWG. # SOT146-1 SOT163-1 SOT339-1
PIN DESCRIPTION
PIN NUMBER 1 2, 5, 6, 9, 12, 15, 16, 19 3, 4, 7, 8, 13, 14, 17, 18 10 11 20 SYMBOL OE Q0 to Q7 D0 to D7 GND CP VCC FUNCTION Output enable input (active-LOW) 3-State flip-flop outputs Data inputs Ground (0V) Clock input (LOW-to-HIGH, edgetriggered) Positive supply voltage
FUNCTION TABLE
OPERATING MODES Load and read register Load register and disable outputs H h L l Z INPUTS OE L L H H CP Dn l h l h INTERNAL FLIP-FLOPS L H L H OUTPUTS Q0 to Q7 L H Z Z
= HIGH voltage level = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition = LOW voltage level = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition = High impedance OFF-state = LOWtoHIGH clock transition
1997 Mar 20
2
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
PIN CONFIGURATION
OE Q0 D0 D1 Q1 Q2 D2 D3 Q3 1 2 3 4 5 6 7 8 9 20 VCC 19 Q7 18 D7 17 D6 16 Q6 15 Q5 14 D5 13 D4 12 Q4 11 CP
LOGIC SYMBOL
11
3 4 7 8 13 14 17 18
CP D0 D1 D2 D3 D4 D5 D6 D7 OE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 2 5 6 9 12 15 16 19
GND 10
SV00338
1
LOGIC SYMBOL (IEEE/IEC)
11 1 C1 EN1 3 3 1D 2 4 7 8 13 14 17 18 11 1 D0 D1 D2 D3 D4 D5 D6 D7 CP OE
SV00339
FUNCTIONAL DIAGRAM
Q0 Q1 Q2 Q3 3-STATE OUTPUTS Q4 Q5 Q6 Q7 2 5 6 9 12 15 16 19
4 7 8 13 14 17 18
5 6 9 12 15 16 19
FF1 to FF8
SV00340
SV00341
LOGIC DIAGRAM
D0 D1 D2 D3 D4 D5 D6 D7
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
FF1
FF2
FF3
FF4
FF5
FF6
FF7
FF8
CP OE
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
SV00342
1997 Mar 20
3
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
ABSOLUTE MAXIMUM RATINGS1, 2
In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V) SYMBOL VCC ħIIK ħIOK ħIO ħIGND, ħICC Tstg PTOT PARAMETER DC supply voltage DC input diode current DC output diode current DC output source or sink current standard outputs bus driver outputs DC VCC or GND current for types with standard outputs bus driver outputs Storage temperature range Power dissipation per package plastic DIL plastic mini-pack (SO) plastic shrink mini-pack (SSOP and TSSOP) for temperature range: 40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K VI VCC + 0.5V VO VCC + 0.5V 0.5V < VO < VCC + 0.5V CONDITIONS RATING 0.5 to +7.0 20 50 25 35 50 70 65 to +150 750 500 400 UNIT V mA mA mA
mA °C mW
NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
SYMBOL VCC VI VO Tamb Input voltage Output voltage Operating ambient temperature range in free air Input rise and fall times except for Schmitt-trigger inputs See DC and AC characteristics per device VCC = 1.0V to 2.0V VCC = 2.0V to 2.7V VCC = 2.7V to 3.6V VCC = 3.6V to 5.5V PARAMETER DC supply voltage CONDITIONS See Note1 MIN 1.0 0 0 40 40 TYP. 3.3 MAX 5.5 VCC VCC +85 +125 500 200 100 50 UNIT V V V °C
tr, tf
ns/V
NOTES: 1. The LV is guaranteed to function down to VCC = 1.0V (input levels GND or VCC); DC characteristics are guaranteed from VCC = 1.2V to VCC = 5.5V.
1997 Mar 20
4
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger (3-State)
74LV374
DC CHARACTERISTICS FOR THE LV FAMILY
Over recommended operating conditions voltages are referenced to GND (ground = 0V) LIMITS SYMBOL PARAMETER TEST CONDITIONS MIN VCC = 1.2V VIH HIGH level Input voltage VCC = 2.0V VCC = 2.7 to 3.6V VCC = 4.5 to 5.5V VCC = 1.2V VIL LOW level Input voltage VCC = 2.0V VCC = 2.7 to 3.6V VCC = 4.5 to 5.5 VCC = 1.2V; VI = VIH or VIL; IO = 100µA VOH HIGH level output level output voltage; all outputs all out VCC = 2.0V; VI = VIH or VIL; IO = 100µA VCC = 2.7V; VI = VIH or VIL; IO = 100µA VCC = 3.0V; VI = VIH or VIL; IO = 100µA VCC = 4.5V;VI = VIH or VIL; IO = 100µA VOH HIGH level output voltage; STANDARD outputs HIGH level output voltage; BUS driver BUS driver outputs VCC = 3.0V;VI = VIH or VIL; IO = 6mA VCC = 4.5V;VI = VIH or VIL; IO = 12mA VCC = 3.0V;VI = VIH or VIL; IO = 8mA VCC = 4.5V;VI = VIH or VIL; IO = 16mA VCC = 1.2V; VI = VIH or VIL; IO = 100µA VCC = 2.0V; VI = VIH or VIL; IO = 100µA VCC = 2.7V; VI = VIH or VIL; IO = 100µA VCC = 3.0V;VI = VIH or VIL; IO = 100µA VCC = 4.5V;VI = VIH or VIL; IO = 100µA VOL LOW level output voltage; STANDARD outputs LOW level output voltage; BUS driver BUS driver outputs Input leakage current 3-State output OFF-state current Quiescent supply current; SSI Quiescent supply current; flip-flops Quiescent supply current; MSI Quiescent supply current; LSI Additional quiescent supply current per input VCC = 3.0V;VI = VIH or VIL; IO = 6mA VCC = 4.5V;VI = VIH or VIL; IO = 12mA VCC = 3.0V;VI = VIH or VIL; IO = 8mA VCC = 4.5V;VI = VIH or VIL; IO = 16mA VCC = 5.5V; VI = VCC or GND VCC = 5.5V; VI = VIH or VIL; VO = VCC or GND VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 2.7V to 3.6V; VI = VCC 0.6V 1.8 2.5 2.8 4.3 2.40 3.60 2.40 3.60 1.2 2.0 2.7 3.0 4.5 2.82 4.20 2.82 4.20 0 0 0 0 0 0.25 0.35 0.20 0.35 0.2 0.2 0.2 0.2 0.40 0.55 0.40 0.55 1.0 5 20.0 20.0 20.0 500 500 0.2 0.2 0.2 0.2 0.50 V 0.65 0.50 V 0.65 1.0 10 40 µA 80 160 µA 1000 850 µA µA µA V 1.8 2.5 2.8 4.3 2.20 V 3.50 2.20 V 3.50 V 0.9 1.4 2.0 0.7*VCC 0.3 0.6 0.8 0.3*VCC -40°C to +85°C TYP1 MAX -40°C to +125°C MIN 0.9 1.4 2.0 0.7*VCC 0.3 0.6 0.8 0.3*VCC V V MAX UNIT
VOH
VOL
LOW level output level output all out voltage; all outputs
VOL II IOZ
ICC
ICC
ICC
NOTE: 1. All typical values are measured at Tamb = 25°C.
1997 Mar 20
5
|
|
