|
|
Part: HEF4527BTD
Category:
Description: HEF4527B MSI; BCD Rate Multiplier
Company: Philips Semiconductors
Datasheet: Download HEF4527BTD datasheet File size : 321 kB
Request For quote: Find where to buy HEF4527BTD
Datasheet text preview:
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
· The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC · The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC
HEF4527B MSI BCD rate multiplier
Product specification File under Integrated Circuits, IC04 January 1995
Philips Semiconductors
Product specification
BCD rate multiplier
DESCRIPTION The HEF4527B is a BCD rate multiplier with two buffered rate outputs (O1 and O1), two buffered terminal count outputs (TC and TC), four BCD rate select inputs (SA, SB, SC, SD), a common clock input (CP), a preset input (PL), an overriding asynchronous clear input (CL), a strobe input (STR), a cascade input (CAS) and an active LOW count enable input (CE). The BCD rate multiplier provides an output pulse rate based upon the BCD input number. For example, if 6 is the BCD number, there will be six output pulses for every ten clock input pulses. The output is clocked on the negative-going transition of the clock. When CE, STR, CAS, CL and PL are LOW, the rate pulses are available at the outputs O1 and O1, the terminal count pulses at TC and TC.
HEF4527B MSI
A HIGH on CL resets the counter, independent of all other input conditions and a rate of 10 pulses is available at O1 and O1 when SD is HIGH. When CE is HIGH, the counter is disabled, the state of the outputs (O1, O1) depend on the content of the counter. A HIGH on PL sets the counter in the `9' state and TC becomes HIGH. A HIGH on STR inhibits the outputs O1 and O1. A HIGH on CAS forces the output O1 to HIGH, while the state of O1 depends on the inputs SA to SD (see lines 1 to 16 of function table). This device may be used to perform arithmetic operations. For the add mode and multiply mode see Figs 5 and 6. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
Fig.1 Functional diagram.
FAMILY DATA, IDD LIMITS category MSI See Family Specifications
January 1995
2
Philips Semiconductors
Product specification
BCD rate multiplier
HEF4527B MSI
HEF4527BP(N): HEF4527BD(F): HEF4527BT(D):
16-lead DIL; plastic (SOT38-1) 16-lead DIL; ceramic (cerdip) (SOT74) 16-lead SO; plastic (SOT109-1)
( ): Package Designator North America
Fig.2 Pinning diagram.
PINNING CP PL CL CE STR CAS SA to SD O1 to O1 TC TC clock input preset to `9' input counter clear input count enable input (active LOW) strobe input cascade input rate select inputs rate outputs terminal count output (active HIGH) terminal count output (active LOW)
January 1995
3
Others parts begin by he
HE-1 HE-2 HE-3 HE-4 HE-5 HE-6 HE-7 HE-8 HE-9 HE-10 HE-11 HE-12 HE-13 HE-14 HE-15 HE-16 HE-17 HE-18 HE-19 HE-20 HE-21
|
|
|
