Details, datasheet, quote on part number: NE568A
CategoryCommunication => Freq/Signal Converters/Generators
DescriptionNE568A;SA568A; 150MHz Phase-locked Loop
CompanyPhilips Semiconductors (Acquired by NXP)
DatasheetDownload NE568A datasheet
Find where to buy


Features, Applications


The is a monolithic phase-locked loop (PLL) which operates from 1Hz to frequencies in excess of 150MHz and features an extended supply voltage range and a lower temperature coefficient of the VCO center frequency in comparison with its predecessor, the NE 568. The NE568A is function and pin-compatible with the NE568, requiring only minor changes in peripheral circuitry (see Figure 3). Temperature compensation network is different, no resistor on Pin 12, needs to be grounded and Pin 13 has a 3.9k resistor to ground. Timing cap, C2, is different and for 70MHz operation with temperature compensation network should be 16pF, not 34pF as was used in the NE568. The NE568A has the following improvements: ESD protected; extended VCC range from to 5.5V; operating temperature range to 125C (see Signetics Military 568A data sheet); less layout sensitivity; and lower TC of VCO (center frequency). The integrated circuit consists of a limiting amplifier, a current-controlled oscillator (ICO), a phase detector, a level shift circuit, V/I and I/V converters, an output buffer, and bias circuitry with temperature and frequency compensating characteristics. The design of the NE568A is particularly well-suited for demodulation of FM signals with extremely large deviation in systems which require a highly linear output. In satellite receiver applications with a 70MHz IF, the NE568A will demodulate 20% deviations with less than 1.0% typical non-linearity. In addition to high linearity, the circuit has a loop filter which can be configured with series or shunt elements to optimize loop dynamic performance. The NE568A is available in 20-pin dual in-line and 20-pin SO (surface mounted) plastic packages.

Series or shunt loop filter component capability External loop gain control Temperature compensated ESD protected1


DESCRIPTION 20-Pin Plastic Small Outline Large (SOL) Package 20-Pin Plastic Dual In-Line Package (DIP) 20-Pin Plastic Small Outline Large (SOL) Package 20-Pin Plastic Dual In-Line Package (DIP)

Satellite receivers Fiber optic video links VHF FSK demodulators Clock Recovery

NOTE: Pins 4 and 5 can tolerate 1000V only, and all other pins, greater than 2000V for ESD (human body model).

SYMBOL VCC TJ TSTG PDMAX JA Supply voltage Junction temperature Storage temperature range Maximum power dissipation Thermal resistance PARAMETER RATING 400 80 UNITS C mW C/W

The elctrical characteristics listed below are actual tests (unless otherwise stated) performed on each device with an automatic IC tester prior to shipment. Performance of the device in automated test set-up is not necessarily optimum. The NE568A is

layout-sensitive. Evaluation of performance for correlation to the data sheet should be done with the circuit and layout of Figures 3, 4, and 5 with the evaluation unit soldered in place. (Do not use a socket!)

VCC = 70MHz, Test Circuit Figure 3, fIN = 3.9k, unless otherwise specified. LIMITS SYMBOL VCC ICC PARAMETER Supply voltage Supply current TEST CONDITIONS MIN 4.5 NE/SA568A TYP 5 54 MAX V mA UNITS

LIMITS SYMBOL PARAMETER TEST CONDITIONS MIN fOSC Maximum oscillator operating frequency3 Input signal level BW Demodulated bandwidth Non-linearity5 Lock range2 Dev = 20%, Input = -20dBm Input = -20dBm Input = -20dBm Figure 1 6 Dev of fO measured at Pin 14 VIN -20dBm (30% AM) referred to 20% deviation Centered (C2 + CSTRAY fO/7 NE/SA568A TYP MAX MHz mVP-P dBm MHz of fO ppm/C k VP-P dB UNITS

Input resistance4 Output impedance Demodulated VOUT AM rejection Distribution6 Drift with supply

NOTE: 1. Signal level to assure all published parameters. Device will continue to function at lower levels with varying performance. 2. Limits are set symmetrical to fO. Actual characteristics may have asymmetry beyond the specified limits. 3. Not 100% tested, but guaranteed by design. 4. Input impedance depends on package and layout capacitances. See Figures 6 and 5. Linearity is tested with incremental changes in inupt frequency and measurement of the DC output voltage at Pin 14 (VOUT). Non-linearity is then calculated from a straight line over the deviation range specified. 6. Free-running frequency is measured as feedthrough to Pin 14 (VOUT) with no input signal applied.

The is a high-performance phase-locked loop (PLL). The circuit consists of conventional PLL elements, with special circuitry for linearized demodulated output, and high-frequency performance. The process used has NPN transistors with > 6GHz. The high gain and bandwidth of these transistors make careful attention to layout and bypass critical for optimum performance. The performance of the PLL cannot be evaluated independent of the layout. The use of the application layout in this data sheet and surface-mount capacitors are highly recommended as a starting point. The input to the PLL is through a limiting amplifier with a gain of 200. The input of this amplifier is differential (Pins 10 and 11). For single-ended applications, the input must be coupled through a DC-blocking capacitor with low impedance at the frequency of interest. The single-ended input is normally applied to Pin 11 with Pin 10 AC-bypassed with a low-impedance capacitor. The input impedance is characteristically slightly above 500. Impedance match is not necessary, but loading the signal source should be avoided. When the source 75, a DC-blocking capacitor is usually all that is needed. Input amplification is low enough to assure reasonable response time in the case of large signals, but high enough for good AM rejection. After amplification, the input signal drives one port of a multiplier-cell phase detector. The other port is driven by the current-controlled oscillator (ICO). The output of the phase comparator is a voltage proportional to the phase difference of the input and ICO signals. The error signal is filtered with a low-pass filter to provide a DC-correction voltage, and this voltage is converted to a current which is applied to the ICO, shifting the frequency in the direction which causes the input and ICO to have a 90 phase relationship. The oscillator is a current-controlled multivibrator. The current control affects the charge/discharge rate of the timing capacitor. It is common for this type of oscillator to be referred as a

voltage-controlled oscillator (VCO), because the output of the phase comparator and the loop filter is a voltage. To control the frequency of an integrated ICO multivibrator, the control signal must be conditioned by a voltage-to-current converter. In the NE568A, special circuitry predistorts the control signal to make the change in frequency a linear function over a large control-current range. The free-running frequency of the oscillator depends on the value of the timing capacitor connected between Pins 4 and 5. The value of the timing capacitor depends on internal resistive components and current sources. When = 1.2k and 0, a very close approximation of the correct capacitor value is: F fO where STRAY The temperature-compensation resistor, R4, affects the actual value of capacitance. This equation is normalized to 70MHz. See 10 for correction factors. The loop filter determines the dynamic characteristics of the loop. In most PLLs, the phase detector outputs are internally connected to the ICO inputs. The NE568A was designed with filter output to input connections from Pins 20 ( DET) to 17 (ICO), and Pins 19 ( DET) to 18 (ICO) external. This allows the use of both series and shunt loop-filter elements. The loop constratints are: + 0.12VRadian (Phase Detector Constant) K O Radians (ICO Constant) 70MHz V sec

The loop filter determines the general characteristics of the loop. Capacitors C9, C10, and resistor R1, control the transient output of the phase detector. Capacitor C9 suppresses 70MHz feedthrough by interaction with 100 load resistors internal to the phase detector.


Related products with the same datasheet
Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)
NE568AD NE568A;SA568A; 150MHz Phase-locked Loop
NE570 NE570; Compandor;; Package: SOT162-1 (SO16)
NE571D Compandor
NE572 Programmable Analog Compandor
NE57600 NE57600; One-cell Lithium-ion Battery Protection With Over/undercharge And Overcurrent Protection;; Package: SOT-26A (SO6)
NE57605 NE57605; Lithium-ion Battery Protector For 3 or 4 Cell Battery Packs;; Package: SOT163 (SO20)
NE57606 NE57606; 2 to 4 Cell Redundant Lithium-ion Overcharge Monitor;; Package: SOT96 (SO8)
NE57607 NE57607; Two-cell Lithium-ion Battery Protection With Overcurrent, Over- And Under-voltage Protection;; Package: SOT530-1 (TSSOP8)
NE57610 NE57610; Li-ion Battery Charger Control With Adjustable Thresholds;; Package: SOT355-1 (TSSOP24)
NE57611 NE57611; Single Cell Li-ion Battery Charger;; Package: SOT530-1 (TSSOP8)
NE578 Unity Gain Level Programmable Low-power Compandor, 0 to +70 Degrees C
NE57810 NE57810; Advanced DDR Memory Termination Power With External Reference In;; Package: SOT756 (SPAK-5)
NE57811 NE57811; Advanced DDR Memory Termination Power With Shutdown
NE57814 NE57814; DDR Memory Termination Regulator With Standby Mode And Enhanced Efficiency
NE587 NE587; Led Decoder/driver
NE587D Led Decoder/driver
NE587D1 NE587; Led Decoder/driver
NE590 NE590; Addressable Peripheral Driver
NE591 Led Decoder/driver

74AHC08PW : 74AHC08; 74AHCT08; Quad 2-input And Gate;; Package: SOT108-1 (SO14), SOT402-1 (TSSOP14)

74HC/HCT4515 : CMOS/BiCMOS->HC/HCT Family 4-to-16 Line Decoder/demultiplexer With Input Latches; Inverting

74LVT04PW : 74LVT04; 3.3 V Hex Inverter;; Package: SOT108-1 (SO14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)

NE5512 : NE/SA/SE5512; Dual High-performance Operational Amplifier

P89LPC930 : 80C51 architecture P89LPC930/931; 8-bit Microcontrollers With Two-clock 80C51 Core 4 KB/8 KB 3 V Flash With 256-byte Data RAM;; Package: SOT361-1 (TSSOP28)

PCA9554APW : PCA9554/PCA9554A; 8-bit I2C And Smbus I/o Port With Interrupt;; Package: SOT162-1 (SO16)

PCKV857A : PCKV857A; 100-250 MHZ Differential 1:10 Clock Driver;; Package: SOT362-1 (TSSOP48), SOT480-1 (TSSOP48)

PHX7N60E : PHX7N60E; Powermos Transistors Avalanche Energy Rated

SC87C51AGA44 : CMOS Single-chip 8-bit Microcontrollers

TDA8730 : PLL FM Demodulator For DBS Signals

TDA9150B : Sync/Deflection Programmable Deflection Controller

Same catergory

74LVTH32245 : Transceiver/Repeater. Low Voltage 32-Bit Transceiver With 3-STATE Outputs.

980-TYPE : Ultrahigh-reliability Pump Laser Module. Applications Undersea optical transmission systems Ultrahigh reliability optical communications for military systems The 980-Type Pump Laser Module is a precision, high-performance, ultrahigh-reliability lightwave component that provides high output power light, in the 980 nm range. The 980-Type Pump Laser Module is comprised of a single-mode laser.

AL102A : Fast Ethernet. 8 Port Low Cost 10/100 Switch. Supports eight 10/100 Mbit/s Ethernet ports with MII interface Capable of trunking to 800 Mbit/s link Full- and half-duplex mode operation Speed auto-negotiation through MDIO Built-in storage of 1K MAC addresses Designed to utilize low-cost SGRAM Serial EEPROM interface for low-cost system configuration Automatic source address learning Secure mode.

CXA3201AN : RX Gain Control Amplifier. an RX gain control amplifier suitable for CDMA cellular/PCS phone. Wide gain control range Linear gain slope Wideband operation to 300MHz) Very small package (16 Pin SSOP) Low voltage operation Two input ports Power save function included Absolute Maximum Ratings Supply voltage VCC 6 V Operating temperature Topr to +125 C Storage temperature Tstg to +150.

M68710SL : RF Power Module For 350-380MHz, 6V, 2W FM Portable Radio.

M68731N : RF Power Module For 142-163MHz, 7W FM Portable Radio. PIN: 1 Pin : RF INPUT 2 VGG : GATE BIAS SUPPLY 3 VDD : DRAIN BIAS SUPPLY : RF OUTPUT 5 GND: FIN ABSOLUTE MAXIMUM RATINGS (Tc=25C unless otherwise noted) Symbol VDD VGG Pin PO TC (OP) Tstg Parameter Supply voltage Gate bias voltage Input power Output power Operation case temperature Strage temperature Conditions f=142-163MHz, ZG=ZL=50 Ratings to +110.

PEB1761 : Metro Mapper 2 .5 G Multi-service Framer For Sts-48 / Stm- 16 , STS - 12 / ST M-4.

SLE66CLX320P : Security & Chip Card Ics. 16-Bit High Security Dual Interface Controller ISO/IEC 7816 and 14443 Type & B Compliant Interfaces For Contact and Contactless Operation with Memory Management and Protection Unit 0.22 m CMOS Technology 136-Kbyte ROM, 5-Kbyte RAM, 32-Kbyte EEPROM 1100-Bit Advanced Crypto Engine supporting RSA and Elliptic Curve GF(p) 192-Bit DDES-EC2 Accelerator supporting.

ST20184 : Adsl, ADSL2 And ADSL+ Modem Chipset For Cpe Applications With Utopia ii Interfacethe ST20190 is a New Generation Adsl Chipsetfrom Stmicroelectronics. It is Highly Integratedand Has The Flexibility to Offer All Standards, All Annexeswhile Being Fully Optimised For Cpe Provides All The Required Functions Toimplement a Complete Utopia Rate.

SY58026U : Ultra Precision Dual 2:1 Lvpecl Mux With Internal Termination The SY58026U Two Ultra-fast, Low Jitter 2:1 Differential Muxes With a Guaranteed Maximum Data Throughput of 5Gbps.The SY58026U Differential Inputs Include a Unique Internal Termination Design That Allows Access to The Termination Network Through a VT Pin. The Device Easily Interfaces to Different.

T8102 : PCM Line Card->Line Interface. Ambassadortm H.100/h.110 Interface And Time-slot Interchanger.

TDA9806 : TDA9806; Multistandard Vif-pll And Fm-pll Demodulator. Preliminary File under Integrated Circuits, IC02 1995 Sep 05 5 V supply voltage Gain controlled wide band VIF-amplifier (AC-coupled) True synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response) Separate video amplifier for sound trap buffering with.

TLK3104SA : . Quad 3.125 Gbps per Channel Transceiver Providing 10 Gbps Data Throughput Selectable Synchronized or Independent Channel Operation Selectable Transmitter Only, Receiver Only, or Transceiver Functions Selectable On-Chip 8-Bit/10-Bit Encoding/ Decoding (ENDEC) Supports IEEE 802.3ae Proposed XGMII Parallel Interface Supports IEEE 802.3ae Proposed XAUI.

USB97CFDC : USB97CFDC Usb Floppy Disk Controller.

W6662CF : Scanner Analog Front End. The is a highly integrated CCD/CIS analog front end signal processor. It provides the components required for all necessary front-end signal process of a CCD/CIS scanner, including a 3channel input clamp circuit for correlated double sampling (short as CDS) mode, a multiplexer to mux 3-channel inputs to a correlated double sampling (CDS) circuit, a programmable.

XR17D158 : Eight-channel Pci-bus Uart. The is an octal PCI Bus Universal Asynchronous Receiver and Transmitter (UART) with support for PCI Bus universal VIO buffers in the same package and pin-out as the XR17C158. The device is designed to meet the 32-bit PCI Bus and high bandwidth requirement in communication systems. A global interrupt source register provides a complete interrupt status.

XTNETA1622DW : Broadband/Networking Components. ti TNETA1622, 622.08-MHz Clock-recovery Device.

ZL50416 : Managed 16-Port Fast Ethernet Switch The ZL50416 is a high density, low cost, high performance, non-blocking Ethernet switch chip. A single chip provides 16 ports at 10/100 Mbps, and a CPU interface for managed and unmanaged switch applications..

0-C     D-L     M-R     S-Z