|
Details, datasheet, quote on part number:NE590
| |
Datasheet text preview:
INTEGRATED CIRCUITS
NE590 Addressable peripheral driver
Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook 2001 Aug 03
Philips Semiconductors
Philips Semiconductors
Product data
Addressable peripheral driver
NE590
DESCRIPTION
The NE590 addressable peripheral driver is a high current latched driver, similar in function to the 9334 address decoder. The device has eight Darlington power outputs, each capable of 250 mA load current. The outputs are turned on or off by respectively loading a logic HIGH or logic LOW into the device data input. The required output is defined by a 3-bit address. The device must be enabled by a CE input line. A common clear input, CLR, turns all outputs off when a logic LOW is applied. The NE590 has eight open-collector Darlington outputs which sink current to ground. The device is packaged in a 16-pin plastic DIP package.
PIN CONFIGURATIONS
N Package
A0 A1 A2 Q0 Q1 Q2 Q3 GND 1 2 3 4 5 6 7 8 TOP VIEW 16 VCC 15 CLR 14 CE 13 D
NE590
12 Q7 11 Q6 10 Q 5 9 Q4
FEATURES
· 8 high current outputs · Low-loading bus compatible inputs · Power-on clear ensures safe operation · NE590 will operate in addressable or demultiplex mode · Allows random (addressed) data entry · Easily expandable · NE590 is pin compatible with 54/74LS259
APPLICATIONS
SL00479
Figure 1. Pin Configuration
PIN DESCRIPTION
PIN 1-3 SYMBOL A0-A2 NAME & FUNCTION A 3-bit binary address on these pins defines which of the 8 output latches is to receive the data. The 8 device outputs. The NE590 has open-collector Darlington outputs. The data input. When the chip is enabled, this data bit is transferred to the defined output such that: "1" turns output switch "ON" "0" turns output switch "OFF" Thus in logic terms, the NE590 inverts data to the relevant output. 14 CE The chip enable. When this input is LOW, the output latches will accept data. When CE goes HIGH, all outputs will retain their existing state regardless of address or data input conditions. The clear input. When CLR goes LOW all output switches are turned "OFF". A HIGH data input will override the clear function on the addressed latch.
4-7, 9-12 13
Q0-Q7 D
· Relay driver · Indicator lamp driver · Triac trigger · LED display digit driver · Stepper motor driver
15
CLR
ORDERING INFORMATION
DESCRIPTION 16-Pin Plastic Dual In-Line Package (DIP) TEMPERATURE RANGE 0 °C to +70 °C ORDER CODE NE590N DWG # SOT38-4
2001 Aug 03
2
853-0951 26836
Philips Semiconductors
Product data
Addressable peripheral driver
NE590
BLOCK DIAGRAM
CLR LATCH LATCH LATCH LATCH A1 1OF8 DECODER COMTROL GATE LATCH LATCH LATCH LATCH INPUT STAGE V CC OUTPUT STAGE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
CE A0
A2 D
SL00480
Figure 2. Block Diagram
TRUTH TABLE
INPUTS CLR L L L L L L L H H H H H H H CE H L L L L L L H L L L L L L D X L H L H L H X L H L H L H A0 X L L H H H H X L L H H H H A1 X L L L L H H X L L L L H H A2 X L L L L H H X L L L L H H Q0 H H L H H H H QN-1 H L QN-1 QN-1 QN-1 QN-1 QN-1 QN-1 H L QN-1 QN-1 H L Addressable Latch Latch Q1 H H H H L H H Q2 H H H H H H H OUTPUTS Q3 H H H H H H H Q4 H H H H H H H Q5 H H H H H H H Q6 H H H H H H H Q7 H H H H H H L Memory Demultiplex Clear MODE
NOTES: X = Don't care condition QN-1 = Previous output state L = Low voltage level/"OFF" output state H = High voltage level/"ON" output state
2001 Aug 03
3
|
|
