Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:PDUSBP11APWDH
 
 
Part:PDUSBP11APWDH
Category:Logic => Bus Transceivers
Description:Universal Serial Bus Transceiver
Company:Philips Semiconductors
Datasheet:Download PDUSBP11APWDH datasheet   File size : 124 kB
Request For quote:  Find where to buy PDUSBP11APWDH
 



Datasheet text preview:
INTEGRATED CIRCUITS
PDIUSBP11A Universal Serial Bus Transceiver
Product specification Supersedes data of 1997 Aug 01 1999 Jun 04
Philips Semiconductors
Philips Semiconductors
Product specification
Universal Serial Bus transceiver
PDIUSBP11A
FEATURES
· Complies with Universal Serial Bus specification 1.1 · Utilizes digital inputs and outputs to transmit and receive USB
cable data
DESCRIPTION
The PDIUSBP11A is a one chip generic USB transceiver. It is designed to allow 5.0V or 3.3V programmable and standard logic to interface with the physical layer of the Universal Serial Bus. It is capable of transmitting and receiving serial data at both full speed (12Mbit/s) and low speed (1.5Mbit/s) data rates. The pinout conforms with the "Serial Interface Engine". Implementation of the Serial Interface Engine along with the USB transceiver allows the designer to make USB compatible devices with off-the-shelf logic and easily modify and update the application. The PDIUSBP11A is backward compatible to the PDIUSBP11 and allows for single-ended data interfacing.
· Supports 12Mbit/s "Full Speed" and 1.5Mbit/s "Low Speed" serial
data transmission
· Compatible with the VHDL "Serial Interface Engine" from USB
Implementers' Forum
· Supports single-ended data interface · Single 3.3V supply · Available in SO-14, SSOP-14 and TSSOP-14 packages
ORDERING INFORMATION
PACKAGES 14-pin plastic SO 14-pin plastic SSOP 14-pin plastic TSSOP TEMPERATURE RANGE ­40°C to +85°C ­40°C to +85°C ­40°C to +85°C
OUTSIDE NORTH AMERICA PDIUSBP11A D PDIUSBP11A DB PDIUSBP11APW
NORTH AMERICA PDIUSBP11A D PDIUSBP11A DB PDUSBP11APW DH
PKG. DWG. # SOT108-1 SOT337-1 SOT402-1
PIN CONFIGURATION
MODE OE# RCV VP VM SUSPND GND 1 2 3 4 5 6 7 14 13 12 11 10 9 8 V CC VMO/FSEO VPO D) D­ SPEED NC
FUNCTIONAL DIAGRAM
OE# SPEED VMO/FSEO VPO D­ D+
RCV
+ ­
VP
SV00559
VM
SV00560
1999 Jun 04
2
853-2008 21712
Philips Semiconductors
Product specification
Universal Serial Bus transceiver
PDIUSBP11A
PIN DESCRIPTION
PIN No. 3 2 PIN SYMBOL RCV OE# I/O O I NAME AND FUNCTION Receive data. CMOS level output for USB differential input Output Enable. Active LOW, enables the transceiver to transmit data on the bus. When not active the transceiver is in receive mode Mode. When left unconnected, a weak pull-up transistor pulls it to VCC and in this mode, the PDIUSBP11A is backward compatible to PDIUSBP11. When connected to GND, the VMO/FSEO pin takes the function of FSEO (Force SEO). Inputs to differential driver. (Outputs from SIE). MODE 0 VPO 0 0 1 1 0 0 1 1 VMO/FSEO 0 1 0 1 0 1 0 1 RESULT Logic "0" SE0# Logic "1" SEO# SE0# Logic "0" Logic "1" Illegal code
1
MODE
I
12, 13 13
VPO, VMO/FSEO
I 1
Gated version of D­ and D+. Outputs are logic "0" and logic "1". Used to detect single ended zero (SE0#), error conditions, and interconnect speed. (Inputs to SIE). VP 4, 5 VP, VM O 0 0 1 1 VM 0 1 0 1 RESULT SE0# Low Speed Full Speed Error
11, 10 6 9 14 7
D+, D­ SUSPND SPEED VCC GND
AI/O I I
Data+, Data­. Differential data bus conforming to the Universal Serial Bus standard. Suspend. Enables a low power state while the USB bus is inactive. While the suspnd pin is active it will drive the RCV pin to a logic "0" state. Both D+ and D­ are tri-stated. Edge rate control. Logic "1" operates at edge rates for "full speed". Logic "0" operates edge rates for "low speed". 3.0V to 3.6V power supply Ground reference
1999 Jun 04
3