|Category||Logic => Memory Interface|
|Description||SSTL16877; 14-bit SSTL_2 Registered Driver With Differential Clock Inputs;; Package: SOT362-1 (TSSOP48)|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download SSTL16877 datasheet
14-bit SSTL_2 registered driver with differential clock inputs
Stub-series terminated logic for 2.5 V VDDQ (SSTL_2) Optimized for DDR (Double Data Rate) SDRAM applications Supports SSTL_2 signal inputs and outputs Flow-through architecture optimizes PCB layout Meets SSTL_2 class I and class II specifications Latch-up protection exceeds 500mA per JEDEC Std 17 ESD protection exceeds 2500 V per MIL STD 833 Method 3015
Q1 Q2 GND VDDQ Q4 Q5 GND VDDQ D2 46 GND 45 VCC D7 39 CLK 38 CLK+ 37 VCC 36 GND 35 VREF 34 RESET D12 28 VCC 27 GND 25 D14Full DDR1 PC333 solution 2.5 V when used with PCKV857 Mixed V (PC333) solution when used with
The 14-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V. VDDQ must not exceed VCC. Inputs are SSTL_2 type with VREF normally at 0.5*VDDQ. The outputs support class I which can be used for standard stub-series applications or capacitive loads. Master reset (RESET) asynchronously resets all registers to zero. The SSTL16877 is intended to be incorporated into standard DIMM (Dual In-Line Memory Module) designs defined by JEDEC, such as DDR (Double Data Rate) SDRAM or SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 166 MHz will have a burst rate of 333 MHz. The modules require between 23 and 27 registered control and address lines, so two 14-bit wide devices will be used on each module. The SSTL16877 is intended to be used for SSTL_2 input and output signals. The device data inputs consist of differential receivers. One differential input is tied to the input pin while the other is tied to a reference input pad, which is shared by all inputs. The clock input is fully differential to be compatible with DRAM devices that are installed on the DIMM. However, since the control inputs to the SDRAM change at only half the data rate, the device must only change state on the positive transition of the CLK signal. In order to be able to provide defined outputs from the device even before a stable clock has been supplied, the device must support an asynchronous input pin (reset), which when held to the LOW state will assume that all registers are reset to the LOW state and all outputs drive a LOW signal as well.
GND 0 V; Tamb 25°C; tr =tf v2.5 ns SYMBOL tPHL/tPLH CI PARAMETER Propagation delay; CLK to Qn Input capacitance CONDITIONS = 30 pF; VDDQ 2.5 V VCC 2.5 V TYPICAL 2.4 2.9 UNIT ns pF
NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in µW) PD = CPD fi ) (CL VCC2 fo) where: fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage in V; (CL VCC2 fo) = sum of the outputs.
PACKAGES 48-Pin Plastic TSSOP Type I TEMPERATURE RANGE to +70°C ORDER CODE SSTL16877 DGG DWG NUMBER SOT362-1
SSTL_2 data outputs SSTL_2 input reference level Ground (0 V) Positive supply voltage Output supply voltage Differential clock inputs
H = High voltage level L = High voltage level = High-to-Low transition = Low-to-High transition X = Don't care
|Related products with the same datasheet|
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|SSTL16877DGG SSTL16877; 14-bit SSTL_2 Registered Driver With Differential Clock Inputs;; Package: SOT362-1 (TSSOP48)|
|SSTU32864 1.8 V Configurable Registered Buffer For DDR2 Rdimm Applications <<<>>><<<>>>The SSTU32864 is a 25-bit 1:1 or 14-bit 1:2 Configurable Registered Buffer Designed For 1.7 V to 1.9 V VDD Operation. <<<>>><<<>>>All|
|SSTU32865 1.8 V 28-bit 1:2 Registered Buffer With Parity For DDR2 Rdimm Applications<<<>>>the SSTU32865 is a 1.8 V 28-bit 1:2 Register Specifically Designed For Use on Two Rank BY Four (2Rx4) And Similar High-density|
|SSTU32866 1.8 V 25-bit 1:1 or 14-bit 1:2 Configurable Registered Buffer With Parity For DDR2 Rdimm Applications <<<>>>The SSTU32866 is a 1.8 V Configurable Register Specifically Designed For Use on DDR2 Memory Modules|
|SSTV16857 SSTV16857; 14-bit SSTL_2 Registered Driver With Differential Clock Inputs;; Package: SOT362-1 (TSSOP48), SOT480-1 (TSSOP48), SOT702-1 (VFBGA56)|
|SSTV16859 SSTV16859; 2.5 V 13-bit to 26-bit SSTL_2 Registered Buffer For Stacked DDR DIMM;; Package: SOT536-1 (LFBGA96), SOT684-1 (HVQFN56)|
|SSTVF16857 DDR PC1600-PC3200 14-bit SSTL_2 Registered Driver With Differential Clock Inputs<<<>>>the SSTVF16857 is a 14-bit SSTL_2 Registered Driver With Differential Clock Inputs, Designed to Operate Between 2.3 V And 2.7 V. VDDQ|
|SSTVF16859 13-bit 1:2 SSTL_2 Registered Buffer For DDR <<<>>>The SSTVF16859 is a 13-bit to 26-bit SSTL_2 Registered Driver With Differential Clock Inputs, Designed to Operate Between 2.3 V And 2.7 V For PC1600 PC2700|
|SSTVN16859 13-bit 1:2 SSTL_2 Registered Buffer For Ddr<<<>>>the SSTVN16859 is a 13-bit to 26-bit SSTL_2 Registered Driver With Differential Clock Inputs, Designed to Operate Between 2.3 V And 2.7 V For PC1600 PC2700|
|STM1/4/16 Sdh/sonet Data And Clock Recovery Unit|
|SZA1000 Qic Digital Equalizer|
|SZA1010 SZA1010; Digital Servo Driver 3 (DSD-3)|
|SZA1015 SZA1015; Brushless Motor Controller (BMC12)|
|SZF2002 Low Voltage 8-bit Microcontroller With 6-kbyte Embedded RAM|
|T2322B T2322B; Triacs Logic Level|
|TBA120U Sound I.F. Amplifier/demodulator For TV|
|TCA280B General-purpose Triggering Circuit|
|TDA1001B Interference And Noise Suppression Circuit For FM Receivers|
74ACT16541 : CMOS/BiCMOS->AC/ACT Family->Advanced High Speed CM. 16-BIT Bus Buffer With 3-STATE Outputs (NON INVERTED).
74CBTLV3384 : Low-voltage 10-Bit Bus Switch. A/B bi-directional switch Isolation under Power-Off Conditions Over-voltage tolerant Latch-up performance exceeds 100mA VCC - 3.6V, normal range ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) Available in SSOP, QSOP, and TSSOP packages The is a ten bit high-speed bus switch with low on-state resistance of the switch allowing.
74LVTH162373 : CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage. Low Voltage 16-Bit Transparent Latch With 3-STATE Outputs.
74V1T07S : Single Buffer Open Drain. HIGH SPEED: tPD 4.7 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC 1 µA (MAX.) 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUT OPERATING VOLTAGE RANGE: VCC (OPR) to 5.5V IMPROVED LATCH-UP IMMUNITY ORDER CODE: 74V1T07S 74V1T07C Power down protection is provided on input and to 7V can be accepted on input.
7600901EA : ti SN54LS191, Synchronous Up/down Counters With Down/up Mode Control. SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP.
CD54HCT174 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Hex D-type Flip-flop With Reset.
DG212C/D : Quad SPST Smos Analog Switches.
HD74LV2GT245A : uni-Logic->74LV2G-A LV2GT-A. Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.
IDT74FCT16827ET : Fast CMOS 20-bit Buffers. Common : 0.5 MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tSK(o) (Output Skew) 250ps Low input and output leakage 1µ A (max.) ESD > 2000V per MIL-STD-883, Method > 200V using machine model 0) Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack.
MACH111-15 : High-performance ee CMOS Programmable Logic. x 44 Pins in PLCC and TQFP x 32 Macrocells 5 ns tPD Commercial, 7.5 ns tPD Industrial x 182 MHz fCNT x 32 I/Os; 4 dedicated inputs/clocks; 2 dedicated inputs 32 Flip-flops; 4 clock choices 2 "PALCE26V16" blocks SpeedLockingTM for guaranteed fixed timing Bus-FriendlyTM Inputs and I/Os Peripheral Component Interconnect (PCI) compliant (-5/-7/-10/-12).
MC100EP16DTR2 : 3.3 V / 5V Ecl Differential Receiver/Driver, Package: Tssop 8, Pins=8.
MC74LCX244DT : Buffers. Low Voltage CMOS Octal Buffer , Package: Tssop, Pins=20. The is a high performance, noninverting octal buffer operating from 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI 5.5 V allows MC74LCX244 inputs to be safely driven from 5 V devices. The MC74LCX244 is suitable for memory.
SN74AHC05DB : Hex Inverters With Open-drain Outputs. EPIC TM (Enhanced-Performance Implanted CMOS) Process Operating Range to 5.5-V VCC Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 2000-V Human-Body Model 200-V Machine Model 1000-V Charged-Device Model (C101) Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV),.
SN74AS878DW : D-Type (3-State) Flip-Flops. ti SN74AS878, Dual 4-Bit D-type Edge-triggered Flip-flops.
SN74LS19AD : ti SN74LS19A, Hex Schmitt-trigger Inverters.
TC74HC646 : CMOS/BiCMOS->HC/HCT Family. Octal Bus Transceiver/register (3 State).
CD54HCT08H : HCT SERIES, QUAD 2-INPUT AND GATE, UUC14. s: Gate Type: AND ; Supply Voltage: 5V ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 38 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Pin Count: 14 ; IC Package Type: Other, DIE.
933406830652 : 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT DOWN BINARY COUNTER, PDIP16. s: Counter Type: BINARY COUNTER ; Counter Category: Synchronous ; Counter Direction: DOWN ; Supply Voltage: 5V ; Package Type: DIP, PLASTIC, SOT-38-1, DIP-16 ; Logic Family: CMOS, 4000/14000/40000 ; Number of Pins: 16 ; Number of Stages (Bits): 4 bits ; Clock Frequency:.