|Category||Logic => Buffers/Drivers|
|Description||13-bit 1:2 SSTL_2 Registered Buffer For DDR <<<>>>The SSTVF16859 is a 13-bit to 26-bit SSTL_2 Registered Driver With Differential Clock Inputs, Designed to Operate Between 2.3 V And 2.7 V For PC1600 PC2700 Applications or Between 2.5 V And 2.7 V For PC3200 Applications. All Inputs Are Compatible With The Jedec Standard For SSTL_2 With Vref Normally at 0.5*VDD, Except The Lvcmos Reset (RESET) Input. All Outputs Are SSTL_2, Class ii Compatible Which CAN be Used For Standard Stub-series Applications or Capacitive Loads. Master Reset (RESET) Asynchronously Resets All Registers to Zero. <<<>>><<<>>>The SSTVF16859 is Intended to be Incorporated Into Standard Dimm (Dual In-line Memory Module) Designs Defined BY Jedec, Such as DDR (Double Data Rate) Sdram And Sdram ii Memory Modules. Different From Traditional Sdram, DDR Sdram Transfers Data on Both Clock Edges (rising And Falling), Thus Doubling The Peak Bus Bandwidth. A DDR DRAM Rated at 133 MHZ Will Have a Burst Rate of 266 Mhz. <<<>>><<<>>>The Device Data Inputs Consist of Different Receivers. One Differential Input is Tied to The Input Pin While The Other is Tied to a Reference Input Pad, Which is Shared BY All Inputs. <<<>>><<<>>>The Clock Input is Fully Differential (CK And CK) to be Compatible With DRAM Devices That Are Installed on The Dimm. Data Are Registered at The Crossing of CK Going High, And CK Going Low. However, Since The Control Inputs to The Sdram Change at Only Half The Data Rate, The Device Must Only Change State on The Positive Transition of The CK Signal. In Order to be Able to Provide Defined Outputs From The Device Even Before a Stable Clock Has Been Supplied, The Device Has an Asynchronous Input Pin (RESET), Which When Held to The Low State, Resets All Registers And All Outputs to The Low State. <<<>>><<<>>>The Device Supports Low-power Standby Operation. When Reset is Low, The Differential Input Receivers Are Disabled, And Undriven (floating) Data, Clock, And Reference Voltage (VREF) Inputs Are Allowed. In Addition, When Reset is Low, All Registers Are Reset, And All Outputs Are Forced Low. The Lvcmos Reset Input Must Always be Held at a Valid Logic High or Low Level. <<<>>><<<>>>To Ensure Defined Outputs From The Register Before a Stable Clock Has Been Supplied, Reset Must be Held in The Low State During Power-up. <<<>>><<<>>>In The DDR Dimm Application, Reset is Specified to be Completely Asynchronous With Respect to CK And CK. Therefore, no Timing Relationship CAN be Guaranteed Between The Two. When Entering Reset, The Register Will be Cleared And The Outputs Will be Driven Low. As Long as The Data Inputs Are Low, And The Clock is Stable During The Time From The Low-to-high Transition of Reset Until The Input Receivers Are Fully Enabled, The Outputs Will Remain Low.|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download SSTVF16859 datasheet
such as DDR (Double Data Rate) SDRAM and SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 133 MHz will have a burst rate of 266 MHz. The device data inputs consist of different receivers. One differential input is tied to the input pin while the other is tied to a reference input pad, which is shared by all inputs. The clock input is fully differential (CK and CK) to be compatible with DRAM devices that are installed on the DIMM. Data are registered at the crossing of CK going HIGH, and CK going LOW. However, since the control inputs to the SDRAM change at only half the data rate, the device must only change state on the positive transition of the CK signal. In order to be able to provide defined outputs from the device even before a stable clock has been supplied, the device has an asynchronous input pin (RESET), which when held to the LOW state, resets all registers and all outputs to the LOW state. The device supports low-power standby operation. When RESET is LOW, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is LOW, all registers are reset, and all outputs are forced LOW. The LVCMOS RESET input must always be held at a valid logic HIGH or LOW level. To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the LOW state during power-up. In the DDR DIMM application, RESET is specified to be completely asynchronous with respect to CK and CK. Therefore, no timing relationship can be guaranteed between the two. When entering RESET, the register will be cleared and the outputs will be driven LOW. As long as the data inputs are LOW, and the clock is stable during the time from the LOW-to-HIGH transition of RESET until the input receivers are fully enabled, the outputs will remain LOW.
Pin and function compatible with JEDEC standard SSTV16859 Supports SSTL_2 signal inputs as per JESD 89 Flow-through architecture optimizes PCB layout ESD classification testing is done to JEDEC Standard JESD22.Latch-up testing is done to JEDEC Standard JESD78, which
Supports efficient low power standby operation Full DDR solution when used with PCKVF857 Available in 64-pin TSSOP, 96-ball LFBGA and 56-terminalDESCRIPTION
The 26-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V for PC2700 applications or between 2.5 V and 2.7 V for PC3200 applications. All inputs are compatible with the JEDEC standard for SSTL_2 with VREF normally at 0.5*VDD, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II compatible which can be used for standard stub-series applications or capacitive loads. Master reset (RESET) asynchronously resets all registers to zero. The SSTVF16859 is intended to be incorporated into standard DIMM (Dual In-Line Memory Module) designs defined by JEDEC,
GND 0 V; Tamb = 25 °C; 2.5 ns SYMBOL tPHL/tPLH CI PARAMETER Propagation delay; CLK to Qn Input capacitance CONDITIONS = 30 pF; VDD 2.5 V VCC 2.5 V TYPICAL 1.7 2.8 UNIT ns pF
NOTE: 1. CPD is used to determine the dynamic power dissipation (PD in µW) PD = CPD fi + (CL VCC2 × fo) where: fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage in V; (CL VCC2 × fo) = sum of the outputs.
PACKAGES 56-Terminal Plastic HVQFN 64-Pin Plastic TSSOP 96-Ball Plastic LFBGA TEMPERATURE RANGE +70 °C ORDER CODE SSTVF16859DGG SSTVF16859EC DWG NUMBER SOT646-1 SOT536-1
Data input: clocked in on the crossing of the rising edge of CK and the falling edge of CK Input reference voltage Positive and negative master clock input Asynchronous reset input: resets registers and disables data and clock differential input receivers
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|SSTVN16859 13-bit 1:2 SSTL_2 Registered Buffer For Ddr<<<>>>the SSTVN16859 is a 13-bit to 26-bit SSTL_2 Registered Driver With Differential Clock Inputs, Designed to Operate Between 2.3 V And 2.7 V For PC1600 PC2700|
|STM1/4/16 Sdh/sonet Data And Clock Recovery Unit|
|SZA1000 Qic Digital Equalizer|
|SZA1010 SZA1010; Digital Servo Driver 3 (DSD-3)|
|SZA1015 SZA1015; Brushless Motor Controller (BMC12)|
|SZF2002 Low Voltage 8-bit Microcontroller With 6-kbyte Embedded RAM|
|T2322B T2322B; Triacs Logic Level|
|TBA120U Sound I.F. Amplifier/demodulator For TV|
|TCA280B General-purpose Triggering Circuit|
|TDA1001B Interference And Noise Suppression Circuit For FM Receivers|
|TDA10045H TDA10045H; Dvb-t Channel Receiver|
|TDA10085HT TDA10085HT; Single Chip Dvb-s/dss Channel Receiver|
|TDA1010A TDA1010A; 6 W Audio Power Amplifier in Car Applications 10 W Audio Power Amplifier in Mains-fed Applications|
|TDA1011 2 to 6 W Audio Power Amplifier|
|TDA1011A 2 to 6w Audio Power Amplifier With Preamplifier|
|TDA1013B TDA1013B; 4 W Audio Power Amplifier With DC Volume Control;; Package: SOT110-1 (SIL9MPF)|
|TDA1015 1 to 4w Audio Amplifier With Preamplifier|
74HC2G126DC : 74HC2G126; 74HCT2G126; Dual Buffer/line Driver; 3-state;; Package: SOT505-2 (TSSOP8)
74LVC109D : 74LVC109; Dual JK(not) Flip-flop With Set And Reset; Positive-edge Trigger;; Package: SOT109 (SO16)
ACH16245DGG : 2.5v/3.3v 16-bit Bus Transceiver With Direction Pin 3-state
BCW61C : BCW61 Series; PNP General Purpose Transistors;; Package: SOT23 (SST3)
BZV49-C43 : BZV49 Series; Voltage Regulator Diodes
BZV87-1V4 : BZV87 Series; Low-voltage Stabistors
OM5284IP03 : CMOS Single-chip 8-bit Microcontrollers
TDA9910HW/6/C1 : 12-bit, up to 80 Msps, Analog-to-Digital Converter (ADC) direct/ultra high IF sampling The TDA9910 is a 12-bit Analog-to-Digital Converter (ADC) optimized for direct IF sampling, and supporting the most demanding use conditions in ultra high IF radio transceivers for cellular infrastructure and o
74VHC125PW : Non-inverting Buffer/line Drivers The 74VHC125; 74VHCT125 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard JESD7-A. The 74VHC125; 74VHCT125 provides four non-inverting buffer/line drivers with 3-s
DAC1008D750 : Dual 10-bit DAC; Up To 750 Msps; 2x, 4x Or 8x Interpolating With JESD204A Interface The DAC1008D750 is a high-speed 10-bit dual channel Digital-to-Analog Converter (DAC) with selectable 2×, 4× or 8× interpolating filters optimized for multi-carrier WCDMA transmitters. Because of its digital on-c
BTA312X-600C : 3Q Hi-Com Triac Planar passivated high commutation three quadrant triac in a SOT186A \"full pack\" plastic package intended for use in circuits where high static and dynamic dV/dt and high dI/dt can occur. This \"series C\" triac will commutate the full rated RMS current at the maximum rated juncti
49C465 : 32-Bit Flow-thru Edc Unit. The a 32-bit, two-data bus, Flow-thruEDC unit. The chip provides single-error correction and two and three bit error detection of both hard and soft memory errors. It can be expanded to 64-bit widths by cascading two units, without the need for additional external logic. The Flow-thruEDC has been optimized for speed and simplicity of control. The EDC unit.
74ABT5074 : 74ABT5074; Synchronizing Dual D-type Flip-flop With Metastable Immune Characteristics;; Package: SOT402-1 (TSSOP14).
74AC11027 : CMOS/BiCMOS->AC/ACT Family. Triple 3-input Positive-nOR GATE. Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC TM (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs These.
74F64 : Bipolar->F Family. 74F64; 4-2-3-2-input And-or-invert Gate. 14-pin plastic DIP 14-pin plastic SO COMMERCIAL RANGE VCC 5V ±10%, Tamb N74F64N N74F64D PKG. DWG. # PINS Dn Q Data inputs Data output 74F (U.L.) HIGH/LOW 1.0/1.0 50/33 LOAD VALUE HIGH/LOW 20µA/0.6mA 1.0mA/20mA NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state. All other combinations NOTES: H = High voltage.
DM7414 : Bipolar->TTL Family. Hex Inverter With Schmitt Trigger Input. This device contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output. Order Number DM7414N Package Number N14A Package 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300".
DM74ALS874B : Bipolar->ALS Family. Dual 4-Bit D-type Edge-triggered Flip-flop With 3-STATE Outputs.
IDTQS32X383Q1 : 20-bit Bus Switch/exchange. QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS 20-BIT BUS EXCHANGE SWITCH Enhanced N channel FET with no inherent diode to Vcc 5 bidirectional switches connect inputs to outputs Zero propagation delay, zero ground bounce Undershoot clamp diodes on all switch and control inputs 20-bit double-width format Bus exchange allows nibble swap Zero ground bounce in flow-through.
JM38510/07906BEA : Multiplexers. ti SN54S257, Quadruple 2-Line to 1-Line Data Selectors/multiplexers.
MC10102L : Quad 2-Input NOR GATE, Package: Cdip, Pins=16. The is a quad 2input NOR gate. The MC10102 provides one gate with OR/NOR outputs. 25 mW typ/gate (No Load) tpd 2.0 ns typ tr, 2.0 ns typ (20%80%) = Assembly Location = Wafer Lot = Year = Work Week Device MC10102P MC10102FN Package PDIP16 PLCC20 Shipping 25 Units / Rail 25 Units / Rail 46 Units / Rail Pin assignment is for DualinLine Package. For PLCC.
MC14521BCP : 24-Stage Frequency Divider , Package: Pdip, Pins=16. The MC14521B consists of a chain of 24 flipflops with an input circuit that allows three modes of operation. The input will function as a crystal oscillator, an RC oscillator, as an input buffer for an external oscillator. Each flipflop divides the frequency of the previous flipflop by two, consequently this part will count = 16,777,216. The count.
SN74ALVC162334DGGR : Universal Bus Drivers (UBDs). ti SN74ALVC162334, 16-Bit Universal Bus Driver With 3-State Outputs.
SN74LVCH16244ADGG : 16-bit Buffer/driver With 3-state Outputs. Member of the Texas Instruments Widebus TM Family EPIC TM (Enhanced-Performance Implanted CMOS) Submicron Process Typical VOLP (Output Ground Bounce) V at VCC = 25°C Typical VOHV (Output VOH Undershoot) V at VCC = 25°C Power Off Disables Outputs, Permitting Live Insertion Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With.
TC4049B : CMOS/BiCMOS->4000 Family. CMOS Digital Integrated Circuit, Silicon Monolithic.
N74F113D,602 : F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14. s: Flip-Flop Type: J-K ; Triggering: Negative-edge Triggered ; Supply Voltage: 5V ; Output Characteristics: Complementary Output ; Propagation Delay: 7 ns ; fMAX: 80 MHz ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Package Type: PLASTIC, SO-14 ; Logic Family:.