|
Details, datasheet, quote on part number:VCH16245ADL
| |
Datasheet text preview:
INTEGRATED CIRCUITS
74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)
Product specification Supersedes data of 1997 Aug 1 IC24 Data Handbook 1997 Sep 25
Philips Semiconductors
Philips Semiconductors
Product specification
16-bit bus transceiver with direction pin; 5V tolerant (3-State)
74LVC16245A/ 74LVCH16245A
FEATURES
· 5 volt tolerant inputs/outputs for interfacing with 5V logic · Wide supply voltage range of 1.2V to 3.6V · Complies with JEDEC standard no. 8-1A · CMOS low power consumption · MULTIBYTETM flow-through standard pin-out architecture · Low inductance multiple power and ground pins for minimum
noise and ground bounce
PIN CONFIGURATION
1DIR 1B0 1B1 GND 1B2 1B3 VCC1 1B4 1B5 1 2 3 4 5 6 7 8 9 48 1OE 47 1A0 46 1A1 45 GND 44 1A2 43 1A3 42 VCC2 41 1A4 40 1A5 39 GND 38 1A6 37 1A7 36 2A0 35 2A1 34 GND 33 2A2 32 2A3 31 VCC2 30 2A4 29 2A5 28 GND 27 2A6 26 2A7 25 2OE
· Direct interface with TTL levels · High impedance when VCC = 0 · All data inputs have bus hold (74LVCH16245A only)
DESCRIPTION
The 74LVC(H)16245A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3V or 5V devices. In 3-State operation, outputs can handle 5V. These features allow the use of these devices in a mixed 3.3V/5V environment. The 74LVC(H)16245A is a 16-bit transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The 74LVC(H)16245A features two output enable (nOE) inputs for easy cascading and two send/receive (nDIR) inputs for direction control. nOE controls the outputs so that the buses are effectively isolated. This device can be used as two 8-bit transceivers or one 16-bit transceiver. The 74LVCH16245A bus hold data inputs eliminates the need for extreme pull up resistors to hold unused inputs.
GND 10 1B6 11 1B7 12 2B0 13 2B1 14 GND 15 2B2 16 2B3 17 VCC1 18 2B4 19 2B5 20 GND 21 2B6 22 2B7 23 2DIR 24
SW00198
ORDERING INFORMATION
PACKAGES 48-Pin Plastic SSOP Type III 48-Pin Plastic TSSOP Type II 48-Pin Plastic SSOP Type III 48-Pin Plastic TSSOP Type II TEMPERATURE RANGE 40°C to +85°C 40°C to +85°C 40°C to +85°C 40°C to +85°C OUTSIDE NORTH AMERICA 74LVC16245A DL 74LVC16245A DGG 74LVCH16245A DL 74LVCH16245A DGG NORTH AMERICA VC16245A DL VC16245A DGG VCH16245A DL VCH16245A DGG DWG NUMBER SOT370-1 SOT362-1 SOT370-1 SOT362-1
QUICK REFERENCE DATA
GND = 0V; Tamb = 25°C; tr = tf 2.5ns SYMBOL tPHL/tPLH CI CI/O CP D PARAMETER Propagation delay An to Bn; Bn to An Input capacitance Input/output capacitance Power dissipation capacitance per buffer VI = GND to VCC1 CL = 50pF VCC = 3.3V CONDITIONS TYPICAL 3.0 5.0 10 30 UNIT ns pF pF pF
NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC2 × fi + S (CL × VCC2 × fo) where: fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage in V; S (CL × VCC2 × fo) = sum of the outputs. 1997 Sep 25 2 853-2013 18424
Philips Semiconductors
Product specification
16-bit bus transceiver with direction pin; 5V tolerant (3-State)
74LVC16245A/ 74LVCH16245A
PIN DESCRIPTION
PIN NUMBER 1 2, 3, 5, 6, 8, 9, 11, 12 4, 10, 15, 21, 28, 34, 39, 45 7, 18, 31, 42 13, 14, 16, 17, 19, 20, 22, 23 24 25 36, 35, 33, 32, 30, 29, 27, 26 47, 46, 44, 43, 41, 40, 38, 37 48 SYMBOL 1DIR 1B0 to 1B7 GND VCC 2B0 to 2B7 2DIR 2OE 2A0 to 2A7 1A0 to 1A7 1OE NAME AND FUNCTION Direction control Data inputs/outputs Ground (0V) Positive supply voltage Data inputs/outputs
LOGIC SYMBOL (IEEE/IEC)
48 1 G3 3 EN1 [BA] 3 EN2 [AB] 2OE 2DIR 25 24 G6 6 EN4 [BA] 6 EN5 [AB] 47 2 2 1A1 1A2 46 44 43 41 40 38 37 36 4 5 25 2A0 36 13 2A1 2OE 2A2 2B0 2A3 2A4 2B1 2A5 2A6 2A7 35 33 32 30 29 27 26 14 16 17 19 20 22 23 2B1 2B2 2B3 2B4 2B5 2B6 2B7 3 5 6 8 9 11 12 13 1B1 1B2 1B3 1B4 1B5 1B6 1B7 2B0
1OE 1DIR
1A0
1
1B0
Direction control Output enable input (active LOW) Data inputs/outputs
1A3
Data inputs/outputs Output enable input (active LOW)
1A4 1A5 1A6 1A7
LOGIC SYMBOL
1DIR 1 48 1A0 47 2 2DIR 1OE 1B0 24
2A0
1A1
46
3
1B1
2A1
35
14
1A2
44
5
1B2
2A2
33
16
2B2
1A3
43
6
1B3
2A3
32
17
2B3
SW00196
1A4 41 8 1B4 2A4 30 19 2B4
BUS HOLD CIRCUIT
1A5 40 9 1B5 2A5 29 20 2B5 VCC 1A6 38 11 1B6 2A6 27 22 2B6
1A7
37
12
1B7
2A7
26
23
2B7
Data Input
To internal circuit
SW00197
FUNCTION TABLE
INPUTS nOE L L H nDIR L H X INPUTS/OUTPUT nAn A=B inputs Z nBn inputs B=A Z
SW00044
H = HIGH voltage level L = LOW voltage level X = don't care Z = high impedance OFF-state
1997 Sep 25
3
|
|
