|
Details, datasheet, quote on part number:XSA5224CU
| |
| Part: | XSA5224CU |
| Category: | Analog & Mixed-Signal Processing => Amplifiers => Transconductance & Transimpedance Amplifiers |
| Description: | Fddi Fiber Optic Postamplifier |
| Company: | Philips Semiconductors |
| Datasheet: | Download XSA5224CU datasheet File size : 85 kB |
| Request For quote: | Find where to buy XSA5224CU
|
| |
Datasheet text preview:
INTEGRATED CIRCUITS
SA5224 FDDI fiber optic postamplifier
Product specification Replaces datasheet NE/SA5224 of 1995 Apr 26 IC19 Data Handbook 1998 Oct 07
Philips Semiconductors
Philips Semiconductors
Product specification
FDDI fiber optic postamplifier
SA5224
DESCRIPTION
The SA5224 is a high-gain limiting amplifier that is designed to process signals from fiber optic preamplifiers. Capable of operating at 125Mb/s, the chip is FDDI compatible and has input signal level-detection with a user-adjustable threshold. The DATA and LEVEL-DETECT outputs are differential for optimum noise margin and ease of use. Also available is the SA5225 which is an ECL 10K version of the SA5224.
PIN DESCRIPTION
D Package
CAZN CAZP GNDA 1 2 3 16 15 14 13 12 11 10 9 VS E T VREF V CCE DOUT DOUT GNDE ST ST
D IN 4 D IN 5 V CCA 6 CF 7 JAM 8
FEATURES
· Wideband operation: 1.0kHz to 120MHz typical · Applicable in 155Mb/s OC3/SONET receivers · Operation with single +5V or 5.2V supply · Differential 100k ECL outputs · Programmable input signal level-detection · Fully differential for excellent PSRR to 1GHz
SD00374
Figure 1. Pin Configuration
APPLICATIONS
· FDDI · Data communication in noisy industrial environments · LANs
TEMPERATURE RANGE 40 to +85°C ORDER CODE SA5224D DWG # SOT109-1
ORDERING INFORMATION
DESCRIPTION 16-Pin Plastic Small Outline (SO) package
BLOCK DIAGRAM
V CCA (6) C AZP C AZN (2) (1) V CCE (16)
DIN (4) DIN (5)
LIMITING AMPLIFIER
ECL BUFFER
(13) DOUT (12) DOUT
JAM BUFFER
(8) JAM
VREF(15)
REFERENCE LEVEL DETECTOR SD BUFFER
(9) ST (10) ST
VSET (16)
(3) GNDA
(7) CF
(11) GNDE
SD00375
Figure 2. Block Diagram
1998 Oct 07
2
853-1594 20141
Philips Semiconductors
Product specification
FDDI fiber optic postamplifier
SA5224
PIN DESCRIPTIONS
PIN NO. 1 2 3 4 5 6 7 8 NAME CA Z N CA Z P GNDA DIN DIN VCCA CF JAM FUNCTION Auto-zero capacitor pin. Connecting a capacitor between this pin and CAZP will cancel the offset voltage of the limiting amplifier. Auto-zero capacitor pin. Connecting a capacitor between this pin and CAZN will cancel the offset voltage of the limiting amplifier. Analog GND pin. Connect to ground for +5V upshifted ECL operation. Connect to 5.2V for standard ECL operation. Must be at same potential as GNDE (Pin 11). Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to DIN (Pin 5). Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to DIN (Pin 4). Analog power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground for standard ECL operation. Must be at same potential as VCCE (Pin 14). Filter capacitor for level detector. Capacitor should be connected between this pin and VCCA. This ECL-compatible input controls the output buffers DOUT and DOUT (Pins 12 and 13). When an ECL LOW signal is applied, the outputs will follow the input signal. When an ECL HIGH signal is applied, the DOUT and DOUT pins will latch into LOW and HIGH states, respectively. When left unconnected, this pin is actively pulled-low (JAM OFF). Input signal level-detect STATUS. This ECL output is high when the input signal is below the user programmable threshold level. ECL compliment of ST (Pin 9). Digital GND pin. Connect to ground for +5V upshifted ECL operation. Connect to a negative supply for normal ECL operation. Must be at the same potential as GNDA (Pin 3). ECL-compatible output. Nominal level is VCCE1.3V. When JAM is HIGH, this pin will be forced into an ECL HIGH condition. Complimentary to DOUT (Pin 13). ECL-compatible output. Nominal level is VCCE1.3V. When JAM is HIGH, this pin will be forced into an ECL LOW condition. Complimentary to DOUT (Pin 12). Digital power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground during normal ECL operation. Must be at the same potential as VCCA (Pin 6). Reference voltage for threshold level voltage divider. Nominal value is approximately 2.64V. Input threshold level setting circuit. This input can come from a voltage divider between VREF and GNDA.
9 10 11 12 13 14 15 16
ST ST GNDE
DOUT DOUT VCCE VREF VSET
ABSOLUTE MAXIMUM RATINGS
SYMBOL VCC TA TJ TSTG PD Power supply (VCC - GND) Operating ambient Operating junction Storage Power dissipation, TA = 25°C (still air)1 16-pin Plastic SO PARAMETER RATING 6 45 to +85 55 to +150 65 to +150 1100 UNITS V
°C °C °C
mW
NOTE: 1. Maximum dissipation is determined by the ambient temperature and the thermal resistance, JA: 16-pin SO: JA = 110°C/W
RECOMMENDED OPERATING CONDITIONS
SYMBOL VCC TA TJ Supply voltage Ambient temperature ranges Junction temperature ranges PARAMETER RATING 4.5 to 5.5 40 to +85 40 to +110 UNITS V
°C °C
1998 Oct 07
3
|
|
