Digchip : Database on electronics components
Electronics components database



Details, datasheet, quote on part number: H5TQ4G63MFR-H9I
 
 
Part numberH5TQ4G63MFR-H9I
CategoryMemory => Memory Chips => 6364710
TitleDDR DRAM
Description
Specifications
Memory CategoryDRAM Chip
CompanySK Hynix
DatasheetDownload H5TQ4G63MFR-H9I datasheet
Request For QuoteFind where to buy H5TQ4G63MFR-H9I
 
 
Specifications, Features, Applications

* SK hynix reserves the right to change products or specifications without notice.
Revision No. 0.1 History Initial Release Draft Date Aug. 2012 Remark
Description

The H5TQ4G43AFR-xxC, H5TQ4G83AFR-xxC and H5TQ4G63AFR-xxC are a 4Gb CMOS Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. 4Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

FEATURES

VDD=VDDQ=1.5V 0.075V· Fully differential clock inputs (CK, CK) operation· 8banks· Average Refresh Cycle (Tcase of 0 oC~ 95 oC)· Differential Data Strobe (DQS, DQS) ~ 95 oC· On chip DLL align DQ, DQS and DQS transition with CK transition· JEDEC standard FBGA(x16· DM masks write data-in at the both rising and falling · Driver strength selected by EMRS edges of the data strobe· Dynamic On Die Termination supported· All addresses and control inputs except data, data· Asynchronous RESET pin supported strobes and data masks latched on the rising edges of the clock· ZQ calibration supported· Programmable CAS latency and 14 supported· Programmable additive latency 0, CL-1, and CL-2 supported· Programmable CAS Write latency (CWL) Programmable burst length 4/8 with both nibble sequential and interleave mode· BL switch on the fly · TDQS (Termination Data Strobe) supported (x8 only)· Write Levelization supported· 8 bit pre-fetch· This product in compliance with the RoHS directive.




Related products with the same datasheet
H5TQ4G63AFR-PBC   H5TQ4G63AFR-RDC   H5TQ4G63AFR-TEC   H5TQ4G63MFR-G7C   H5TQ4G63MFR-G7I   H5TQ4G63MFR-G7J  
H5TQ4G63MFR-H9C   H5TQ4G63MFR-H9J   H5TQ4G63MFR-PBC   H5TQ4G63MFR-PBI   H5TQ4G63MFR-PBJ  


Some Part number from the same manufacture SK Hynix
H5TQ4G63MFR-H9J Specifications: Memory Category: DRAM Chip
H5TQ4G83AFR-G7C
HIY57V28820ELT-HI Specifications: Memory Category: DRAM Chip ; Density: 134218 kbits ; Number of Words: 16000 k ; Bits per Word: 8 bits ; Package Type: TSOP, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 ; Pins: 54 ; Logic
HMP112F7EFR8C-S5 Specifications: Memory Category: DRAM Chip ; Density: 1073742 kbits ; Number of Words: 128000 k ; Bits per Word: 8 bits ; Package Type: HALOGEN FREE AND ROHS COMPLIANT, DIMM-240 ; Pins: 240 ; Logic Family:
HMP112P7EFR4C-C4
HMP112S6EFR6C-C4 Specifications: Memory Category: DRAM Chip ; Density: 8589935 kbits ; Number of Words: 128000 k ; Bits per Word: 64 bits ; Package Type: HALOGEN FREE AND ROHS COMPLIANT, SODIMM-200 ; Pins: 200 ; Supply
HMP112U6EFR8C-C4
HMP112V7EFR8C-S6 Specifications: Memory Category: DRAM Chip ; Density: 1073742 kbits ; Number of Words: 128000 k ; Bits per Word: 8 bits ; Package Type: HALOGEN FREE AND ROHS COMPLIANT, DIMM-240 ; Pins: 240 ; Logic Family:
HMP125F7EFR8C-S5 Specifications: Memory Category: DRAM Chip ; Density: 2147484 kbits ; Number of Words: 256000 k ; Bits per Word: 8 bits ; Package Type: HALOGEN FREE AND ROHS COMPLIANT, DIMM-240 ; Pins: 240 ; Logic Family:
HMP125P7EFR4C-C4
HMP125S6EFR8C-C4 Specifications: Memory Category: DRAM Chip ; Density: 17179869 kbits ; Number of Words: 256000 k ; Bits per Word: 64 bits ; Package Type: HALOGEN FREE AND ROHS COMPLIANT, SODIMM-200 ; Pins: 200 ; Supply
HMP125U6EFR8C-S5
HMP125V7EFR4C-C4 Specifications: Memory Category: DRAM Chip ; Density: 2147484 kbits ; Number of Words: 256000 k ; Bits per Word: 8 bits ; Package Type: HALOGEN FREE AND ROHS COMPLIANT, DIMM-240 ; Pins: 240 ; Logic Family:
HMP151F7EFR4C-S5 Specifications: Memory Category: DRAM Chip ; Density: 4294967 kbits ; Number of Words: 512000 k ; Bits per Word: 8 bits ; Package Type: HALOGEN FREE AND ROHS COMPLIANT, DIMM-240 ; Pins: 240 ; Logic Family: